поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD6636CBCZ1 датащи(PDF) 3 Page - Analog Devices

номер детали AD6636CBCZ1
подробное описание детали  150 MSPS Wideband Digital Down-Converter (DDC)
Download  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD6636CBCZ1 датащи(HTML) 3 Page - Analog Devices

  AD6636CBCZ1 Datasheet HTML 1Page - Analog Devices AD6636CBCZ1 Datasheet HTML 2Page - Analog Devices AD6636CBCZ1 Datasheet HTML 3Page - Analog Devices AD6636CBCZ1 Datasheet HTML 4Page - Analog Devices AD6636CBCZ1 Datasheet HTML 5Page - Analog Devices AD6636CBCZ1 Datasheet HTML 6Page - Analog Devices AD6636CBCZ1 Datasheet HTML 7Page - Analog Devices AD6636CBCZ1 Datasheet HTML 8Page - Analog Devices AD6636CBCZ1 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 72 page
background image
AD6636
Rev. 0 | Page 3 of 72
PRODUCT DESCRIPTION
The AD6636 is a digital down-converter intended for IF
sampling or oversampled baseband radios requiring wide-
bandwidth input signals. Optimized for the demanding filtering
requirements of wideband standards, such as CDMA2000,
UMTS, and TD-SCDMA, the AD6636 is designed for radio
systems that use either an IF sampling ADC or a baseband
sampling ADC.
The AD6636 channels have the following signal processing
stages: a frequency translator, a fifth-order cascaded integrated
comb filter, two sets of cascaded fixed-coefficient FIR and half-
band filters, three cascaded programmable coefficient sum-of-
product FIR filters, an interpolating half-band filter (IHB), and
a digital automatic gain control (AGC) block. Multiple modes
are supported for clocking data into and out of the chip and
provide flexibility for interfacing to a wide variety of digitizers.
Programming and control are accomplished via serial or
microport interfaces.
Input ports can take input data at up to 150 MSPS. Up to
300 MSPS input data can be supported using two input ports
(some external interface logic is required) and two internal
channels processing in tandem. Biphase filtering in output data
router is selected to complete the combined filtering mode. The
four input ports can operate in CMOS mode, or two ports can
be combined for LVDS input mode. The maximum input data
rate for each input port is 150 MHz.
Frequency translation is accomplished with a 32-bit complex
numerically controlled oscillator (NCO). It has greater than
110 dBc SDFR. This stage translates either a real or complex
input signal from IF (intermediate frequency) to a baseband
complex digital output. Phase and amplitude dither can be
enabled on-chip to improve spurious performance of the NCO.
A 16-bit phase-offset word is available to create a known phase
relationship between multiple AD6636 chips or channels. The
NCO also can be bypassed so that baseband I and Q inputs can
be provided directly from baseband sampling ADC through
input ports.
Following frequency translation is a fifth-order CIC filter with a
programmable decimation between 1 and 32. This filter is used
to lower the sample rate efficiently, while providing sufficient
alias rejection at frequencies with higher frequency offsets from
the signal of interest.
Following the CIC5 are two sets of filters. Each set has a non-
decimating FIR filter and a decimate-by-2 half-band filter. The
FIR1 filter provides about 30 dB of rejection, while the HB1
filter provides about 77 dB of rejection. They can be used
together to achieve a 107 dB stopband alias rejection, or they
can be individually bypassed to save power. The FIR2 filter
provides about 30 dB of rejection, while the HB2 filter provides
about 65 dB of rejection. The filters can be used either together
to achieve more than 95 dB stopband alias rejection, or can be
individually bypassed to save power. FIR1 and HB1 filters can
run with a maximum input rate of 150 MSPS. In contrast, FIR2
and HB2 can run with a maximum input rate of 75 MSPS
(input rate to FIR2 and HB2 filters).
The programmable filtering is divided into three cascaded RAM
coefficient filters (RCFs) for flexible and power efficient
filtering. The first filter in the cascade is the MRCF, consisting
of a programmable nondecimating FIR. It is followed by
programmable FIR filters (DRCF) with decimation from 1
to 16. They can be used either together to provide high rejection
filters, or independently to save power. The maximum input rate
to the MRCF is one-fourth of PLL clock rate.
The CRCF (Channel RCF) is the last programmable FIR filter
with programmable decimation from 1 to 16. It typically is used
to meet the spectral mask requirements for the air standard of
interest. This could be an RRC, anti-aliasing filter or any other
real data filter. Decimation in preceding blocks is used to keep
the input rate of this stage as low as possible for the best filter
performance.
The last filter stage in the chain is an interpolate-by-2 half-band
filter, which is used to up-sample the CRCF output to produce
higher output oversampling. Signal rejection requirements for
this stage are relaxed because preceding filters already have
filtered the blockers and adjacent carriers.
Each input port of the AD6636 has its own clock used for
latching onto the input data, but Input Port A clock (CLKA) is
used also as the input for an on-board PLL clock multiplier. The
output of the PLL clock is used for processing all filters and
processing blocks beyond the data router following CIC filter.
The PLL clock can be programmed to have a maximum clock
rate of 200 MHz.
A data routing block (DR) is used to distribute data from the
CICs to the various channel filters. This block allows multiple
back end filter chains to work together to process high
bandwidth signals or to make even sharper filter transitions
than a single channel can perform. It also can allow complex
filtering operations to be achieved in the programmable filters.
The digital AGC provides the user with scaled digital outputs
based on the rms level of the signal present at the output of the
digital filters. The user can set the requested level and time
constant of the AGC loop for optimum performance of the
postprocessor. This is a critical function in the base station for
CDMA applications where the power level must be well
controlled going into the RAKE receivers. It has programmable
clipping and rounding control to provide different output
resolutions.


Аналогичный номер детали - AD6636CBCZ1

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD6636 AD-AD6636_15 Datasheet
1Mb / 80P
   150 MSPS, Wideband, Digital Downconverter
REV. A
More results

Аналогичное описание - AD6636CBCZ1

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD6636 AD-AD6636_15 Datasheet
1Mb / 80P
   150 MSPS, Wideband, Digital Downconverter
REV. A
logo
Texas Instruments
GC5016 TI-GC5016 Datasheet
760Kb / 88P
[Old version datasheet]   WIDEBAND QUAD DIGITAL DOWN CONVERTER/ UP CONVERTER
logo
Analog Devices
AD9254S AD-AD9254S Datasheet
2Mb / 26P
   14-BIT, 150 MSPS, 1.8V ANALOG-TO-DIGITAL CONVERTER
REV. B
AD9627-11 AD-AD9627-11_15 Datasheet
4Mb / 72P
   11-Bit, 105 MSPS/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. B
AD9627ABCPZ-125 AD-AD9627ABCPZ-125 Datasheet
2Mb / 76P
   12-Bit, 80 MSPS/105 MSPS/125 MSPS/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. B
AD9254 AD-AD9254_15 Datasheet
1Mb / 40P
   14-Bit, 150 MSPS, 1.8 V Analog-to-Digital Converter
REV. 0
logo
Intersil Corporation
HSP50016 INTERSIL-HSP50016_00 Datasheet
259Kb / 30P
   Digital Down Converter
HSP50016 INTERSIL-HSP50016 Datasheet
209Kb / 31P
   Digital Down Converter
HSP50016JC-52 INTERSIL-HSP50016JC-52 Datasheet
259Kb / 30P
   Digital Down Converter
September 2000
logo
Renesas Technology Corp
HSP50016 RENESAS-HSP50016 Datasheet
780Kb / 31P
   Digital Down Converter
Aug 4, 2016
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com