поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SI5022 датащи(PDF) 11 Page - List of Unclassifed Manufacturers

номер детали SI5022
подробное описание детали  MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMP
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC1 [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC1 - List of Unclassifed Manufacturers

SI5022 датащи(HTML) 11 Page - List of Unclassifed Manufacturers

Back Button SI5022 Datasheet HTML 7Page - List of Unclassifed Manufacturers SI5022 Datasheet HTML 8Page - List of Unclassifed Manufacturers SI5022 Datasheet HTML 9Page - List of Unclassifed Manufacturers SI5022 Datasheet HTML 10Page - List of Unclassifed Manufacturers SI5022 Datasheet HTML 11Page - List of Unclassifed Manufacturers SI5022 Datasheet HTML 12Page - List of Unclassifed Manufacturers SI5022 Datasheet HTML 13Page - List of Unclassifed Manufacturers SI5022 Datasheet HTML 14Page - List of Unclassifed Manufacturers SI5022 Datasheet HTML 15Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
Si5022 /Si502 3
Preliminary Rev. 0.46
11
Functional Description
The Si5022/23 integrates a high-speed limiting amplifier
(LA) with a multi-rate clock and data recovery unit
(CDR) that operates up to 2.7 Gbps. No external
reference clock is required for clock and data recovery.
The limiting amplifier magnifies very low-level input data
signals so that accurate clock and data recovery can be
performed. The CDR uses Silicon Laboratories’ DSPLL
technology to recover a clock synchronous to the input
data stream. The recovered clock is used to retime the
incoming data, and both are output synchronously via
current-mode logic (CML) drivers. Silicon Laboratories’
DSPLL technology ensures superior jitter performance
while eliminating the need for external loop filter
components
found
in
traditional
phase-lock
loop
implementations.
The limiting amplifier includes a control input for
adjusting the 0/1 data slicing level and provides a loss-
of-signal level alarm output. The CDR includes a bit-
error-rate performance monitor which signals a high bit-
error-rate
condition
(associated
with
excessive
incoming jitter) relative to an externally adjustable bit-
error-rate threshold.
The optional reference clock minimizes the CDR
acquisition time and provides a stable reference for
maintaining the output clock when locking to reference
is desired.
Limiting Amplifier
The limiting amplifier accepts the low-level signal output
from a transimpedance amplifier (TIA). The low-level
signal is amplified to a usable level for the clock and
data
recovery
unit.
The
minimum
input
swing
requirement is specified in Table 2. Larger input
amplitudes (up to the maximum input swing specified in
Table 2) are accommodated without degradation of
performance. The limiting amplifier ensures optimal
data slicing by using a digital dc offset cancellation
technique to remove any dc bias introduced by the
amplification stage.
DSPLL
The Si5022/23 PLL structure (shown in Figure 1 on
page 4) utilizes Silicon Laboratories' DSPLL technology
to maintain superior jitter performance while eliminating
the need for external loop filter components found in
traditional PLL implementations. This is achieved by
using a digital signal processing (DSP) algorithm to
replace the loop filter commonly found in analog PLL
designs. This algorithm processes the phase detector
error term and generates a digital control value to adjust
the frequency of the voltage controlled oscillator (VCO).
This technology enables clock and data recovery with
far less jitter than is generated using traditional methods
and it eliminates performance degradation caused by
external
component
aging.
In
addition,
because
external loop filter components are not required,
sensitive noise entry points are eliminated, thus making
the DSPLL less susceptible to board-level noise
sources and making SONET/SDH jitter compliance
easier to attain in the application.
Multi-Rate Operation
The Si5022/23 supports clock and data recovery for
OC-48 and STM-16 data streams. In addition, the PLL
was designed to operate at data rates up to 2.7 Gbps to
support
OC-48/STM-16
applications
that
employ
forward error correction (FEC).
Multi-rate operation is achieved by configuring the
device to divide down the output of the VCO to the
desired data rate. The divide factor is configured by the
RATESEL[0:1] pins. The RATESEL[0:1] configuration
and associated data rates are given in Table 7.
Operation Without an External Reference
The Si5022/23 can perform clock and data recovery
without an external reference clock. Tying the REFCLK
inputs to GND configures the device to operate without
an external reference clock. Clock recovery is achieved
by monitoring the timing quality of the incoming data
relative to the VCO frequency. Lock is maintained by
continuously monitoring the incoming data timing quality
and adjusting the VCO accordingly. Details of the lock
detection and the lock-to-reference functions while in
this mode are described in their respective sections
below.
Note: Without an external reference the acquisition of data is
dependent solely on the data itself and will typically
require more time to acquire lock than when a refer-
ence is applied.
Table 7. Multi-Rate Configuration
RATESEL
[0:1]
SONET/
SDH
Gigabit
Ethernet
OC-48
with
15/14
FEC
CLK
Divider
11
2.488 Gbps
2.67 Gbps
1
10
1.244 Gbps
1.25 Gbps
2
01
622.08 Mbps
4
00
155.52 Mbps
16


Аналогичный номер детали - SI5022

производительномер деталидатащиподробное описание детали
logo
Silicon Laboratories
SI5022 SILABS-SI5022 Datasheet
333Kb / 28P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER
Si5022-BM SILABS-Si5022-BM Datasheet
333Kb / 28P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER
More results

Аналогичное описание - SI5022

производительномер деталидатащиподробное описание детали
logo
Silicon Laboratories
SI5023 SILABS-SI5023 Datasheet
781Kb / 28P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER
SI5022 SILABS-SI5022 Datasheet
333Kb / 28P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER
SI5017 SILABS-SI5017 Datasheet
396Kb / 26P
   OC-48/STM-16 SONET/SDH CDR IC WITH LIMITING AMPLIFIER
logo
Vitesse Semiconductor C...
VSC8222 VITESSE-VSC8222 Datasheet
388Kb / 2P
   Multi-rate SONET/SDH, Fibre Channel, and Gigabit Ethernet CDR
logo
List of Unclassifed Man...
SI5013 ETC1-SI5013 Datasheet
153Kb / 24P
   OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER
logo
Silicon Laboratories
SI5013-D-GM SILABS-SI5013-D-GM Datasheet
215Kb / 26P
   OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER
SI5013 SILABS-SI5013 Datasheet
400Kb / 26P
   OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER
logo
Vitesse Semiconductor C...
VSC8122 VITESSE-VSC8122 Datasheet
346Kb / 14P
   Multi-Rate SONET/SDH Clock and Data Recovery IC
logo
List of Unclassifed Man...
SI5020 ETC1-SI5020 Datasheet
335Kb / 18P
   SiPHY MULTI-RATE SONET/SDH CLOCK AND DATA RECOVERY IC
logo
Applied Micro Circuits ...
CS3155 AMCC-CS3155 Datasheet
405Kb / 2P
   SONET/SDH/ATM OC-48 Transceiver With CDR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com