поискавой системы для электроныых деталей
Selected language     Russian  ▼
название детали
         подробно


CDCDB2000 датащит (Datasheet) 21 Page - Texas Instruments

Click here to check the latest version.
№ деталь CDCDB2000
подробность  CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5
скачать  33 Pages
Scroll/Zoom Zoom In 100% Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo 

 21 page
background image
21
CDCDB2000
www.ti.com
SNAS787 – NOVEMBER 2019
Product Folder Links: CDCDB2000
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Table 8. OERDBK Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
2
OE7# State
R
0h
This bit reports the logic level present on the OE7# pin.
1
OE6# State
R
0h
This bit reports the logic level present on the OE6# pin.
0
OE5# State
R
0h
This bit reports the logic level present on the OE5# pin.
7.6.1.5 SBRDBK Register (Address = 4h) [reset = 1h]
SBRDBK is shown in Table 9.
Return to the Summary Table.
The SBRDBK register contains a bit that report the current state of the SBEN input pin.
Table 9. SBRDBK Register Field Descriptions
Bit
Field
Type
Reset
Description
7-1
RESERVED
R
0h
Reserved
0
SBEN State
R/W
1h
This bit reports the logic level present on the SBEN pin.
7.6.1.6 VDRREVID Register (Address = 5h) [reset = X]
VDRREVID is shown in Table 10.
Return to the Summary Table.
The VDRREVID register contains a vendor identification code and silicon revision code.
Table 10. VDRREVID Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
Revision Code[3:0]
R
X
Silicon revision code.
Silicon revision code bits
[3:0] map to register bits
[7:4] directly.
3-0
Vendor ID[3:0]
R
X
Vendor identification code.
Vendor ID bits
[3:0] map to register bits
[3:0] directly.
7.6.1.7 DEVID Register (Address = 6h) [reset = X]
DEVID is shown in Table 11.
Return to the Summary Table.
The DEVID register contains a device identification code.
Table 11. DEVID Register Field Descriptions
Bit
Field
Type
Reset
Description
7-0
Device ID[7:0]
R
X
Device ID code.
Device ID bits[7:0] map to register bits[7:0] directly.
7.6.1.8 BTRDCNT Register (Address = 7h) [reset = 8h]
BTRDCNT is shown in Table 12.
Return to the Summary Table.
The BTRDCNT register allows configuration of the number of bytes that will be read back from the SMBus
interface on an issued read command.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33 


датащит скачать




ссылки URL

Вашему бизинису помогли Аллдатащит?  [ DONATE ]  

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность    |   закладка   |   обмен ссыками   |   поиск по производителю
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl