поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SI5020 датащи(PDF) 10 Page - List of Unclassifed Manufacturers

номер детали SI5020
подробное описание детали  SiPHY MULTI-RATE SONET/SDH CLOCK AND DATA RECOVERY IC
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC1 [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC1 - List of Unclassifed Manufacturers

SI5020 датащи(HTML) 10 Page - List of Unclassifed Manufacturers

Back Button SI5020 Datasheet HTML 6Page - List of Unclassifed Manufacturers SI5020 Datasheet HTML 7Page - List of Unclassifed Manufacturers SI5020 Datasheet HTML 8Page - List of Unclassifed Manufacturers SI5020 Datasheet HTML 9Page - List of Unclassifed Manufacturers SI5020 Datasheet HTML 10Page - List of Unclassifed Manufacturers SI5020 Datasheet HTML 11Page - List of Unclassifed Manufacturers SI5020 Datasheet HTML 12Page - List of Unclassifed Manufacturers SI5020 Datasheet HTML 13Page - List of Unclassifed Manufacturers SI5020 Datasheet HTML 14Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 18 page
background image
Si 50 20
10
Preliminary Rev. 0.8
Functional Description
The Si5020 utilizes a phase-locked loop (PLL) to
recover a clock synchronous to the input data stream.
This clock is used to retime the data, and both the
recovered clock and data are output synchronously via
current
mode
logic
(CML)
drivers.
Optimal
jitter
performance is obtained by using Silicon Laboratories'
DSPLL™ technology to eliminate the noise entry points
caused by external PLL loop filter components.
DSPLL
The phase-locked loop structure (shown in Figure 1 on
page
4)
utilizes
Silicon
Laboratories'
DSPLL™
technology to eliminate the need for external loop filter
components found in traditional PLL implementations.
This is achieved by using a digital signal processing
(DSP) algorithm to replace the loop filter commonly
found in analog PLL designs. This algorithm processes
the phase detector error term and generates a digital
control value to adjust the frequency of the voltage
controlled oscillator (VCO). Because external loop filter
components are not required, sensitive noise entry
points are eliminated thus making the DSPLL less
susceptible to board-level noise sources that make
SONET/SDH jitter compliance difficult to attain.
PLL Self-Calibration
The Si5020 achieves optimal jitter performance by
using self-calibration circuitry to set the loop gain
parameters within the DSPLL. For the self-calibration
circuitry to operate correctly, the power supply voltage
must exceed 2.25 V when calibration occurs. For best
performance, the user should force a self-calibration
once the supply has stabilized on power-up.
A self-calibration can be initiated by forcing a high-to-
low
transition
on
the
power-down
control
input,
PWRDN/CAL, while a valid reference clock is supplied
to the REFCLK input. The PWRDN/CAL input should be
held high at least 1
µS before transitioning low to
guarantee a self-calibration. Several application circuits
that could be used to initiate a power-on self-calibration
are provided in Silicon Laboratories’ “AN42: Controlling
the Si5018/20 Self-Calibration.”
Multi-Rate Operation
The Si5020 supports clock and data recovery for OC-48
and STM-16 data streams. In addition, the PLL was
designed to operate at data rates up to 2.7 Gbps to
support
OC-48/STM-16
applications
that
employ
forward error correction (FEC).
Multi-rate operation is achieved by configuring the
device to divide down the output of the VCO to the
desired data rate. The divide factor is configured by the
RATESEL0-1 pins. The RATESEL0-1 configuration and
associated data rates are given in Table 7.
Reference Clock Detect
The Si5020 uses the reference clock to center the VCO
output frequency so that clock and data can be
recovered from the input data stream. The device will
self configure for operation with one of three reference
clock frequencies. This eliminates the need to externally
configure the device to operate with a particular
reference clock.
The reference clock centers the VCO for a nominal
output of between 2.5 GHz and 2.7 Ghz. The VCO
frequency is centered at 16, 32, or 128 times the
reference
clock
frequency.
Detection
circuitry
continuously monitors the reference clock input to
determine whether the device should be configured for
a reference clock that is 1/16, 1/32, or 1/128 the
nominal VCO output. Approximate reference clock
frequencies for some target applications are given in
Table 8.
Table 7. Multi-Rate Configuration
RATESEL
[0:1]
SONET/
SDH
Gigabit
Ethernet
OC-48
with
15/14
FEC
CLK
Divider
00
2.488 Gbps
2.67 Gbps
1
10
1.244 Gbps
1.25 Gbps
2
01
622.08 Mbps
4
11
155.52 Mbps
16
Table 8. Typical REFCLK Frequencies
SONET/SDH
Gigabit
Ethernet
SONET/
SDH with
15/14 FEC
Ratio of
VCO to
REFCLK
19.44 MHz
19.53 MHz
20.83 MHz
128
77.76 MHz
78.125 MHz
83.31 MHz
32
155.52 MHz
156.25 MHz
166.63 MHz
16


Аналогичный номер детали - SI5020

производительномер деталидатащиподробное описание детали
logo
Silicon Laboratories
SI5020 SILABS-SI5020 Datasheet
1Mb / 24P
   Digital cross connects
SI5020-EVB SILABS-SI5020-EVB Datasheet
1Mb / 12P
   Simple jumper configuration
SI5020C-BA SILABS-SI5020C-BA Datasheet
207Kb / 14P
   Si5020 MICRO PCB WITH S3050 FOOTPRINT
More results

Аналогичное описание - SI5020

производительномер деталидатащиподробное описание детали
logo
Vitesse Semiconductor C...
VSC8122 VITESSE-VSC8122 Datasheet
346Kb / 14P
   Multi-Rate SONET/SDH Clock and Data Recovery IC
logo
List of Unclassifed Man...
S3076 ETC1-S3076 Datasheet
158Kb / 18P
   MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT
SI5022 ETC1-SI5022 Datasheet
399Kb / 22P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMP
logo
Silicon Laboratories
SI5022 SILABS-SI5022 Datasheet
333Kb / 28P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER
logo
List of Unclassifed Man...
SI5010 ETC-SI5010 Datasheet
287Kb / 16P
   OC-12/3, STM-4/1 SONET/SDH CLOCK AND DATA RECOVERY IC
logo
Silicon Laboratories
SI5010 SILABS-SI5010 Datasheet
276Kb / 20P
   OC-12/3, STM-4/1 SONET/SDH CLOCK AND DATA RECOVERY IC
SI5023 SILABS-SI5023 Datasheet
781Kb / 28P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER
logo
NXP Semiconductors
TZA3004HL PHILIPS-TZA3004HL Datasheet
276Kb / 24P
   SDH/SONET data and clock recovery unit STM1/4 OC3/12
1998 Feb 09
logo
Silicon Laboratories
SI5321 SILABS-SI5321 Datasheet
1Mb / 34P
   SONET/SDH PRECISION CLOCK MULTIPLIER IC
logo
List of Unclassifed Man...
SI5318 ETC-SI5318 Datasheet
593Kb / 30P
   SONET/SDH PRECISION CLOCK MULTIPLIER IC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com