поискавой системы для электроныых деталей |
|
SI4136-F-BT датащи(PDF) 6 Page - Silicon Laboratories |
|
SI4136-F-BT датащи(HTML) 6 Page - Silicon Laboratories |
6 / 34 page Si4136/Si4126 6 Rev. 1.4 Figure 1. SCLK Timing Diagram Table 4. Serial Interface Timing (VDD = 2.7 to 3.6 V, TA = –40 to 85 °C) Parameter1 Symbol Test Condition Min Typ Max Unit SCLK Cycle Time tclk Figure 1 40 — — ns SCLK Rise Time tr Figure 1 — — 50 ns SCLK Fall Time tf Figure 1 — — 50 ns SCLK High Time th Figure 1 10 — — ns SCLK Low Time tl Figure 1 10 — — ns SDATA Setup Time to SCLK ↑2 tsu Figure 2 5 — — ns SDATA Hold Time from SCLK ↑2 thold Figure 2 0 — — ns SEN ↓ to SCLK↑ Delay Time2 ten1 Figure 2 10 — — ns SCLK ↑ to SEN↑ Delay Time2 ten2 Figure 2 12 — — ns SEN ↑ to SCLK↑ Delay Time2 ten3 Figure 2 12 — — ns SEN Pulse Width tw Figure 2 10 — — ns Notes: 1. All timing is referenced to the 50% level of the waveform, unless otherwise noted. 2. Timing is not referenced to 50% level of the waveform. See Figure 2. SCLK 80% 50% 20% tr tf th tl tclk |
Аналогичный номер детали - SI4136-F-BT |
|
Аналогичное описание - SI4136-F-BT |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |