поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS841E18AGT-180I датащи(PDF) 1 Page - GSI Technology

номер детали GS841E18AGT-180I
подробное описание детали  256K x 18 Sync Cache Tag
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS841E18AGT-180I датащи(HTML) 1 Page - GSI Technology

  GS841E18AGT-180I Datasheet HTML 1Page - GSI Technology GS841E18AGT-180I Datasheet HTML 2Page - GSI Technology GS841E18AGT-180I Datasheet HTML 3Page - GSI Technology GS841E18AGT-180I Datasheet HTML 4Page - GSI Technology GS841E18AGT-180I Datasheet HTML 5Page - GSI Technology GS841E18AGT-180I Datasheet HTML 6Page - GSI Technology GS841E18AGT-180I Datasheet HTML 7Page - GSI Technology GS841E18AGT-180I Datasheet HTML 8Page - GSI Technology GS841E18AGT-180I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 21 page
background image
GS841E18AT/B-180/166/150/130/100
256K x 18 Sync
Cache Tag
180 MHz–100 MHz
3.3 V VDD
3.3 V and 2.5 V I/O
TQFP, BGA
Commercial Temp
Industrial Temp
Rev: 1.03 4/2005
1/21
© 2001, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. * Pentium is a trademark of Intel
Features
• 3.3 V +10%/–5% core power supply, 2.5 V or 3.3 V I/O
supply
• Dual Cycle Deselect (DCD)
• Intergrated data comparator for Tag RAM application
• FT mode pin for flow through or pipeline operation
• LBO pin for Linear or Interleave (PentiumTM and X86) Burst
mode
• Synchronous address, data I/O, and control inputs
• Synchronous Data Enable (DE)
• Asynchronous Output Enable (OE)
• Asynchronous Match Output Enable (MOE)
• Byte Write (BWE) and Global Write (GW) operation
• Three chip enable signals for easy depth expansion
• Internal self-timed write cycle
• JTAG Test mode conforms to IEEE standard 1149.1
• JEDEC-standard 100-lead TQFP package and 119-BGA
• Pb-Free 100-lead TQFP package available
Functional Description
The GS841E18A is a 256K x 18 high performance synchronous DCD
SRAM with integrated Tag RAM comparator. A 2-bit burst counter is
included to provide burst interface with PentiumTM and other high
performance CPUs. It is designed to be used as a Cache Tag SRAM,
as well as data SRAM. Addresses, data IOs, match output, chip
enables (CE1, CE2, CE3), address control inputs (ADSP, ADSC,
ADV), and write control inputs (BW1, BW2, BWE, GW, DE) are
synchronous and are controlled by a positive-edge-triggered clock
(CLK).
Output Enable (OE), Match Output Enable, and power down control
(ZZ) are asynchronous. Burst can be initiated with either ADSP or
ADSC inputs. Subsequent burst addresses are generated internally and
are controlled by ADV. The burst sequence is either interleave order
(PentiumTM or x86) or linear order, and is controlled by LBO.
Output registers and the Match output register are provided and
controlled by the FT mode pin (Pin 14). Through use of the FT mode
pin, I/O registers can be programmed to perform pipeline or flow
through operation. Flow Through mode reduces latency.
Byte write operation is performed by using Byte Write Enable (BWE)
input combined with two individual byte write signals BW1-2. In
addition, Global Write (GW) is available for writing all bytes at one
time.
Compare cycles begin as a read cycle with output disabled so that
compare data can be loaded into the data input register. The
comparator compares the read data with the registered input data and a
match signal is generated. The match output can be either in Pipeline
or Flow Through modes controlled by the FT signal.
Low power (Standby mode) is attained through the assertion of the ZZ
signal, or by stopping the clock (CLK). Memory data is retained
during Standby mode.
JTAG boundary scan interface is provided using IEEE standard
1149.1 protocol. Four pins—Test Data In (TDI), Test Data Out
(TDO), Test Clock (TCK) and Test Mode Select (TMS)—are used to
perform JTAG function.
The GS841E18A operates on a 3.3 V power supply and all inputs/
outputs are 3.3 V- or 2.5 V-LVTTL-compatible. Separate output
(VDDQ) pins are used to allow both 3.3 V or 2.5 V IO interface.
Dual Cycle Deselect (DCD)
The GS841E18A is a DCD pipelines synchronous SRAM. DCD
SRAMs pipeline disable commands to the same degree as read
commands. DCD SRAMs hold the deselect command for one full
cycle and then begin turning off their outputs just after the second
rising edge of the clock.
Parameter Synopsis
–180
-166
-150
-133
-100
Pipeline
3-1-1-1
tcycle
tKQ
IDD
5.5 ns
3.2 ns
335 mA
6.0 ns
3.5 ns
310 mA
6.6 ns
3.8 ns
275 mA
7.5 ns
4.0 ns
250 mA
10 ns
4.5 ns
190 mA
Flow
Through
2-1-1-1
tKQ
tcycle
IDD
8 ns
9.1 ns
210 mA
8.5 ns
10 ns
190 mA
10 ns
10 ns
190 mA
11 ns
15 ns
140 mA
12 ns
15 ns
140 mA


Аналогичный номер детали - GS841E18AGT-180I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS84118AB-100 GSI-GS84118AB-100 Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
GS84118AB-100I GSI-GS84118AB-100I Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
GS84118AB-133 GSI-GS84118AB-133 Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
GS84118AB-150 GSI-GS84118AB-150 Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
GS84118AB-150I GSI-GS84118AB-150I Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
More results

Аналогичное описание - GS841E18AGT-180I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS84118T-166 GSI-GS84118T-166 Datasheet
501Kb / 30P
   256K x 18 Sync Cache Tag
GS84118AT GSI-GS84118AT Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
logo
Cypress Semiconductor
CY7C1359A CYPRESS-CY7C1359A Datasheet
237Kb / 24P
   256K x 18 Synchronous-Pipelined Cache Tag RAM
logo
Weida Semiconductor, In...
WCSS0418V1P WEIDA-WCSS0418V1P Datasheet
664Kb / 17P
   256K x 18 Synchronous-Pipelined Cache RAM
logo
Cypress Semiconductor
CY7C1325B CYPRESS-CY7C1325B Datasheet
339Kb / 17P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Weida Semiconductor, In...
WCSS0418V1F WEIDA-WCSS0418V1F Datasheet
647Kb / 18P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Cypress Semiconductor
CY7C1327B CYPRESS-CY7C1327B Datasheet
596Kb / 17P
   256K x 18 Synchronous-Pipelined Cache RAM
CY7C1325 CYPRESS-CY7C1325 Datasheet
270Kb / 16P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Weida Semiconductor, In...
WCSS0436V1P WEIDA-WCSS0436V1P Datasheet
647Kb / 18P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Motorola, Inc
MCM69T618 MOTOROLA-MCM69T618 Datasheet
177Kb / 10P
   64K x 18 Bit Synchronous Pipelined Cache Tag RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com