поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS88136T-80 датащи(PDF) 1 Page - GSI Technology

номер детали GS88136T-80
подробное описание детали  512K x 18, 256K x 36 ByteSafe??8Mb Sync Burst SRAMs
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS88136T-80 датащи(HTML) 1 Page - GSI Technology

  GS88136T-80 Datasheet HTML 1Page - GSI Technology GS88136T-80 Datasheet HTML 2Page - GSI Technology GS88136T-80 Datasheet HTML 3Page - GSI Technology GS88136T-80 Datasheet HTML 4Page - GSI Technology GS88136T-80 Datasheet HTML 5Page - GSI Technology GS88136T-80 Datasheet HTML 6Page - GSI Technology GS88136T-80 Datasheet HTML 7Page - GSI Technology GS88136T-80 Datasheet HTML 8Page - GSI Technology GS88136T-80 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 33 page
background image
Rev: 1.11 9/2000
1/33
© 2000, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Preliminary
GS88118/36T-11/11.5/100/80/66
512K x 18, 256K x 36 ByteSafe™
8Mb Sync Burst SRAMs
100 MHz–66 MHz
3.3 V VDD
3.3 V and 2.5 V I/O
100-Pin TQFP
Commercial Temp
Industrial Temp
1.11 9/2000Features
• FT pin for user-configurable flow through or pipelined
operation
• Single Cycle Deselect (SCD) Operation
• IEEE 1149.1 JTAG-compatible Boundary Scan
• On-chip write parity checking; even or odd selectable
• 3.3 V +10%/–5% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Common data inputs and data outputs
• Clock Control, registered, address, data, and control
• Internal self-timed write cycle
• Automatic power-down for portable applications
• 100-lead TQFP package
Functional Description
Applications
The GS88118//36T is a 9,437,184-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E1, E2), address burst
control inputs (ADSP, ADSC, ADV) and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
SCD Pipelined Reads
The GS88118//36T is a SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are
also available. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the byte write
control inputs.
ByteSafe™ Parity Functions
The GS88118/36T features ByteSafe data security functions.
See detailed discussion following.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(high) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS88118//36T operates on a 3.3 V power supply, and all
inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate
output power (VDDQ) pins are used to decouple output noise
from the internal circuit.
-11
-11.5
-100
-80
-66
Pipeline
3-1-1-1
tCycle
tKQ
IDD
10 ns
4.0 ns
225 mA
10 ns
4.0 ns
225 mA
10 ns
4.0 ns
225 mA
12.5 ns
4.5 ns
200 mA
15 ns
5.0 ns
185 mA
Flow
Through
2-1-1-1
tKQ
tCycle
IDD
11 ns
15 ns
180 mA
11.5 ns
15 ns
180 mA
12 ns
15 ns
180 mA
14 ns
15 ns
175 mA
18 ns
20 ns
165 mA


Аналогичный номер детали - GS88136T-80

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS88136AD-133 GSI-GS88136AD-133 Datasheet
876Kb / 36P
   512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS88136AD-133I GSI-GS88136AD-133I Datasheet
876Kb / 36P
   512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS88136AD-150 GSI-GS88136AD-150 Datasheet
876Kb / 36P
   512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS88136AD-150I GSI-GS88136AD-150I Datasheet
876Kb / 36P
   512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
GS88136AD-166 GSI-GS88136AD-166 Datasheet
876Kb / 36P
   512K x 18, 256K x 36 9Mb Synchronous Burst SRAMs
More results

Аналогичное описание - GS88136T-80

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS881E18T GSI-GS881E18T Datasheet
469Kb / 34P
   512K x 18, 256K x 36 ByteSafe 8Mb Sync Burst SRAMs
GS880F18T GSI-GS880F18T Datasheet
351Kb / 25P
   512K x 18, 256K x 36 8Mb Sync Burst SRAMs
GS88018T GSI-GS88018T Datasheet
1Mb / 25P
   512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS880E18T GSI-GS880E18T Datasheet
852Kb / 25P
   512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS880F18AT GSI-GS880F18AT Datasheet
553Kb / 23P
   512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS88418B GSI-GS88418B Datasheet
800Kb / 25P
   512K x 18, 256K x 36 8Mb S/DCD Sync Burst SRAMs
GS880E18BT GSI-GS880E18BT Datasheet
645Kb / 28P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018AT-250 GSI-GS88018AT-250 Datasheet
756Kb / 26P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88036CGT-200 GSI-GS88036CGT-200 Datasheet
263Kb / 24P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS880E18BT-V GSI-GS880E18BT-V Datasheet
916Kb / 23P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com