поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS88418B-180I датащи(PDF) 1 Page - GSI Technology

номер детали GS88418B-180I
подробное описание детали  512K x 18, 256K x 36 8Mb S/DCD Sync Burst SRAMs
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS88418B-180I датащи(HTML) 1 Page - GSI Technology

  GS88418B-180I Datasheet HTML 1Page - GSI Technology GS88418B-180I Datasheet HTML 2Page - GSI Technology GS88418B-180I Datasheet HTML 3Page - GSI Technology GS88418B-180I Datasheet HTML 4Page - GSI Technology GS88418B-180I Datasheet HTML 5Page - GSI Technology GS88418B-180I Datasheet HTML 6Page - GSI Technology GS88418B-180I Datasheet HTML 7Page - GSI Technology GS88418B-180I Datasheet HTML 8Page - GSI Technology GS88418B-180I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 25 page
background image
Rev: 1.05 10/2001
1/25
© 2000, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Preliminary
GS88418/36B-200/180/166/150/133
512K x 18, 256K x 36
8Mb S/DCD Sync Burst SRAMs
200 MHz–133 MHz
3.3 V VDD
3.3 V and 2.5 V I/O
119-Bump BGA
Commercial Temp
Industrial Temp
Features
• FT pin for user-configurable flow through or pipelined
operation
• Single/Dual Cycle Deselect Selectable
• ZQ mode pin for user-selectable high/low output drive strength
• 3.3 V +10%/–5% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to SCD x18/x36 Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Common data inputs and data outputs
• Clock Control, registered, address, data, and control
• Internal self-timed write cycle
• Automatic power-down for portable applications
• 119-bump BGA package
Functional Description
Applications
The GS88418/36B is a 9,437,184-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E1, in x18 version, E1 and
E2 in x36 version), address burst control inputs (ADSP,
ADSC, ADV), and write control inputs (Bx, BW, GW) are
synchronous and are controlled by a positive-edge-triggered
clock input (CK). Output enable (G) and power-down control
(ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order
(LBO) input. The Burst function need not be used. New
addresses can be loaded on every cycle with no degradation of
chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode bump (Bump 5R). Holding the FT
mode pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
SCD and DCD Pipelined Reads
The GS88436B is a SCD (Single Cycle Deselect) and DCD
(Dual Cycle Deselect) pipelined synchronous SRAM. DCD
SRAMs pipeline disable commands to the same degree as read
commands. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers. DCD RAMs hold the deselect
command for one full cycle and then begin turning off their
outputs just after the second rising edge of clock. The user may
configure this SRAM for either mode of operation using the
SCD mode input on Bump 4L.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
FLXDrive™
The ZQ pin allows selection between high drive strength (ZQ
low) for multi-drop bus applications and normal drive strength
(ZQ floating or high) point-to-point applications. See the
Output Driver Characteristics chart for details.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS884B operates on a 3.3 V power supply and all inputs/
outputs are 3.3 V- and 2.5 V-compatible. Separate output
power (VDDQ) pins are used to decouple output noise from the
internal circuit.
-200
-180
-166
-150
-133 Unit
Pipeline
3-1-1-1
tCycle
tKQ
IDD
5.0
3.0
450
5. 5
3.2
410
6.0
3.5
380
6.7
3.8
350
7.5
4.0
340
ns
ns
mA
Flow
Through
2-1-1-1
tKQ
tCycle
IDD
7.5
10
270
8
10
270
8.5
10
250
9.0
10
240
9.5
10
220
ns
ns
mA


Аналогичный номер детали - GS88418B-180I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS88018AT-133 GSI-GS88018AT-133 Datasheet
756Kb / 26P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018AT-133I GSI-GS88018AT-133I Datasheet
756Kb / 26P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018AT-150 GSI-GS88018AT-150 Datasheet
756Kb / 26P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018AT-150I GSI-GS88018AT-150I Datasheet
756Kb / 26P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018AT-166 GSI-GS88018AT-166 Datasheet
756Kb / 26P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
More results

Аналогичное описание - GS88418B-180I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS880F18T GSI-GS880F18T Datasheet
351Kb / 25P
   512K x 18, 256K x 36 8Mb Sync Burst SRAMs
GS881E18T GSI-GS881E18T Datasheet
469Kb / 34P
   512K x 18, 256K x 36 ByteSafe 8Mb Sync Burst SRAMs
GS88018T GSI-GS88018T Datasheet
1Mb / 25P
   512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS880E18T GSI-GS880E18T Datasheet
852Kb / 25P
   512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS88118T GSI-GS88118T Datasheet
464Kb / 33P
   512K x 18, 256K x 36 ByteSafe??8Mb Sync Burst SRAMs
GS880F18AT GSI-GS880F18AT Datasheet
553Kb / 23P
   512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS88218BB-V GSI-GS88218BB-V Datasheet
1Mb / 35P
   512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88218 GSI-GS88218 Datasheet
736Kb / 37P
   512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V18BB GSI-GS882V18BB Datasheet
986Kb / 36P
   512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS88218AB GSI-GS88218AB Datasheet
1Mb / 38P
   512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com