поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS8662S08GE-167I датащи(PDF) 1 Page - GSI Technology

номер детали GS8662S08GE-167I
подробное описание детали  72Mb Burst of 2 DDR SigmaSIO-II SRAM
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8662S08GE-167I датащи(HTML) 1 Page - GSI Technology

  GS8662S08GE-167I Datasheet HTML 1Page - GSI Technology GS8662S08GE-167I Datasheet HTML 2Page - GSI Technology GS8662S08GE-167I Datasheet HTML 3Page - GSI Technology GS8662S08GE-167I Datasheet HTML 4Page - GSI Technology GS8662S08GE-167I Datasheet HTML 5Page - GSI Technology GS8662S08GE-167I Datasheet HTML 6Page - GSI Technology GS8662S08GE-167I Datasheet HTML 7Page - GSI Technology GS8662S08GE-167I Datasheet HTML 8Page - GSI Technology GS8662S08GE-167I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 37 page
background image
Preliminary
GS8662S08/09/18/36E-333/300/250/200/167
72Mb Burst of 2
DDR SigmaSIO-II SRAM
333 MHz–167 MHz
1.8 V VDD
1.8 V and 1.5 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.01 9/2005
1/37
© 2005, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• Simultaneous Read and Write SigmaSIO™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• DLL circuitry for wide output data valid window and future
frequency scaling
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ mode pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• Pin-compatible with future 144Mb devices
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
SigmaRAM™ Family Overview
GS8662S08/09/18/36 are built in compliance with the
SigmaSIO-II SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 75,497,472-bit (72Mb)
SRAMs. These are the first in a family of wide, very low
voltage HSTL I/O SRAMs designed to operate at the speeds
needed to implement economical high performance
networking systems.
165-Bump, 15 mm x 17 mm BGA
1 mm Bump Pitch, 11 x 15 Bump Array
Bottom View
JEDEC Std. MO-216, Variation CAB-1
Clocking and Addressing Schemes
A Burst of 2 SigmaSIO-II SRAM is a synchronous device. It
employs dual input register clock inputs, K and K. The device
also allows the user to manipulate the output register clock
input quasi independently with dual output register clock
inputs, C and C. If the C clocks are tied high, the K clocks are
routed internally to fire the output registers instead. Each Burst
of 2 SigmaSIO-II SRAM also supplies Echo Clock outputs,
CQ and CQ, which are synchronized with read data output.
When used in a source synchronous clocking scheme, the Echo
Clock outputs can be used to fire input registers at the data’s
destination.
Because Separate I/O Burst of 2 RAMs always transfer data in
two packets, A0 is internally set to 0 for the first read or write
transfer, and automatically incremented by 1 for the next
transfer. Because the LSB is tied off internally, the address
field of a Burst of 2 RAM is always one address pin less than
the advertised index depth (e.g., the 4M x 18 has a 1M
addressable index).
Parameter Synopsis
- 333
-300
-250
-200
-167
tKHKH
3.0 ns
3.3 ns
4.0 ns
5.0 ns
6.0 ns
tKHQV
0.45 ns
0.45 ns
0.45 ns
0.45 ns
0.5 ns


Аналогичный номер детали - GS8662S08GE-167I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8662S08 GSI-GS8662S08 Datasheet
1Mb / 35P
   72Mb SigmaSIOTM DDR -II Burst of 2 SRAM
More results

Аналогичное описание - GS8662S08GE-167I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8342S08E GSI-GS8342S08E Datasheet
1Mb / 39P
   36Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8182S18D GSI-GS8182S18D Datasheet
1Mb / 31P
   18Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662T08E GSI-GS8662T08E Datasheet
1Mb / 37P
   72Mb SigmaCIO DDR-II Burst of 2 SRAM
GS8662S08 GSI-GS8662S08 Datasheet
1Mb / 35P
   72Mb SigmaSIOTM DDR -II Burst of 2 SRAM
GS8182S08 GSI-GS8182S08 Datasheet
764Kb / 36P
   18Mb Burst of 2 SigmaSIO DDR-IITM SRAM
GS8342S08 GSI-GS8342S08 Datasheet
502Kb / 35P
   36Mb SigmaSIO DDR-IITM Burst of 2 SRAM
GS8662R08E GSI-GS8662R08E Datasheet
1Mb / 37P
   72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662TT20 GSI-GS8662TT20 Datasheet
443Kb / 31P
   72Mb SigmaDDRTM-II Burst of 2 SRAM
GS8662Q08E GSI-GS8662Q08E Datasheet
1Mb / 35P
   72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q37BD-333 GSI-GS8662Q37BD-333 Datasheet
502Kb / 28P
   72Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com