поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS88132BGD-150I датащи(PDF) 1 Page - GSI Technology

номер детали GS88132BGD-150I
подробное описание детали  512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
Download  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS88132BGD-150I датащи(HTML) 1 Page - GSI Technology

  GS88132BGD-150I Datasheet HTML 1Page - GSI Technology GS88132BGD-150I Datasheet HTML 2Page - GSI Technology GS88132BGD-150I Datasheet HTML 3Page - GSI Technology GS88132BGD-150I Datasheet HTML 4Page - GSI Technology GS88132BGD-150I Datasheet HTML 5Page - GSI Technology GS88132BGD-150I Datasheet HTML 6Page - GSI Technology GS88132BGD-150I Datasheet HTML 7Page - GSI Technology GS88132BGD-150I Datasheet HTML 8Page - GSI Technology GS88132BGD-150I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 39 page
background image
GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D)
512K x 18, 256K x 32, 256K x 36
9Mb Sync Burst SRAMs
333 MHz–150 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
100-pin TQFP & 165-bump BGA
Commercial Temp
Industrial Temp
Rev: 1.05 11/2005
1/39
© 2002, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 100-lead TQFP and 165-bump BGA
packages
• RoHS-compliant 100-lead TQFP and 165-bump BGA
packages available
Functional Description
Applications
The GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D) is a
9,437,184-bit high performance synchronous SRAM with a 2-
bit burst address counter. Although of a type originally
developed for Level 2 Cache applications supporting high
performance CPUs, the device now finds application in
synchronous SRAM applications, ranging from DSP main
store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1, E2), address burst
control inputs (ADSP, ADSC, ADV) and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
SCD Pipelined Reads
The GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D) is a
SCD (Single Cycle Deselect) pipelined synchronous SRAM.
DCD (Dual Cycle Deselect) versions are also available. SCD
SRAMs pipeline deselect commands one stage less than read
commands. SCD RAMs begin turning off their outputs
immediately after the deselect command has been captured in
the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D)
operates on a 2.5 V or 3.3 V power supply. All input are 3.3 V
and 2.5 V compatible. Separate output power (VDDQ) pins are
used to decouple output noise from the internal circuits and are
3.3 V and 2.5 V compatible.
Paramter Synopsis
-333
-300
-250
-200
-150
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
3.0
2.5
3.3
2.5
4.0
3.0
5.0
3.8
6.7
ns
ns
Curr (x18)
Curr (x32/x36)
250
290
230
265
200
230
170
195
140
160
mA
mA
Flow Through
2-1-1-1
tKQ
tCycle
4.5
4.5
5.0
5.0
5.5
5.5
6.5
6.5
7.5
7.5
ns
ns
Curr (x18)
Curr (x32/x36)
200
230
185
210
160
185
140
160
128
145
mA
mA


Аналогичный номер детали - GS88132BGD-150I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS88132BGD-150IV GSI-GS88132BGD-150IV Datasheet
1Mb / 36P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
More results

Аналогичное описание - GS88132BGD-150I

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS880E18BT GSI-GS880E18BT Datasheet
645Kb / 28P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS880F18BT GSI-GS880F18BT Datasheet
599Kb / 27P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E18T-V GSI-GS881E18T-V Datasheet
1Mb / 36P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018AT-250 GSI-GS88018AT-250 Datasheet
756Kb / 26P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88036CGT-200 GSI-GS88036CGT-200 Datasheet
263Kb / 24P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS880E18BT-V GSI-GS880E18BT-V Datasheet
916Kb / 23P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88118BT-V GSI-GS88118BT-V Datasheet
1Mb / 36P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E18BT GSI-GS881E18BT Datasheet
902Kb / 40P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018BT GSI-GS88018BT Datasheet
602Kb / 24P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS880F18BT-V GSI-GS880F18BT-V Datasheet
844Kb / 21P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com