поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

74ABT899A датащи(PDF) 2 Page - NXP Semiconductors

номер детали 74ABT899A
подробное описание детали  9-bit dual latch transceiver with 8-bit parity generator/checker 3-State
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74ABT899A датащи(HTML) 2 Page - NXP Semiconductors

  74ABT899A Datasheet HTML 1Page - NXP Semiconductors 74ABT899A Datasheet HTML 2Page - NXP Semiconductors 74ABT899A Datasheet HTML 3Page - NXP Semiconductors 74ABT899A Datasheet HTML 4Page - NXP Semiconductors 74ABT899A Datasheet HTML 5Page - NXP Semiconductors 74ABT899A Datasheet HTML 6Page - NXP Semiconductors 74ABT899A Datasheet HTML 7Page - NXP Semiconductors 74ABT899A Datasheet HTML 8Page - NXP Semiconductors 74ABT899A Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
Philips Semiconductors
Product specification
74ABT899
9-bit dual latch transceiver with 8-bit parity
generator/checker (3-State)
2
1998 Jan 16
853-1623 18864
FEATURES
Symmetrical (A and B bus functions are identical)
Selectable generate parity or ”feed-through” parity for A-to-B and
B-to-A directions
Independent transparent latches for A-to-B and B-to-A directions
Selectable ODD/EVEN parity
Continuously checks parity of both A bus and B bus latches as
ERRA and ERRB
Ability to simultaneously generate and check parity
Can simultaneously read/latch A and B bus data
Output capability: +64 mA/–32mA
Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
Power up 3-State
Power-up reset
Live insertion/extraction permitted
DESCRIPTION
The 74ABT899 is a 9-bit to 9-bit parity transceiver with separate
transparent latches for the A bus and B bus. Either bus can
generate or check parity. The parity bit can be fed-through with no
change or the generated parity can be substituted with the SEL
input.
Parity error checking of the A and B bus latches is continuously
provided with ERRA and ERRB, even with both buses in 3-State.
The 74ABT899 features independent latch enables for the A and B
bus latches, a select pin for ODD/EVEN parity, and separate error
signal output pins for checking parity.
FUNCTIONAL DESCRIPTION
The 74ABT899 has three principal modes of operation which are
outlined below. All modes apply to both the A-to-B and B-to-A
directions.
Transparent latch, Generate parity, Check A and B bus parity:
Bus A (B) communicates to Bus B (A), parity is generated and
passed on to the B (A) Bus as BPAR (APAR). If LEA and LEB are
High and the Mode Select (SEL) is Low, the parity generated from
A0-A7 and B0-B7 can be checked and monitored by ERRA and
ERRB. (Fault detection on both input and output buses.)
Transparent latch, Feed-through parity, Check A and B bus
parity:
Bus A (B) communicates to Bus B (A) in a feed-through mode if SEL
is High. Parity is still generated and checked as ERRA and ERRB
and can be used as an interrupt to signal a data/parity bit error to the
CPU.
Latched input, Generate/Feed-through parity, Check A (and B)
bus parity:
Independent latch enables (LEA and LEB) allow other permutations of:
Transparent latch / 1 bus latched / both buses latched
Feed-through parity / generate parity
Check in bus parity / check out bus parity / check in and out bus
parity
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
Tamb = 25°C; GND = 0V
TYPICAL
UNIT
tPLH
tPHL
Propagation delay
An to Bn or Bn to An
CL = 50pF; VCC = 5V
2.9
ns
tPLH
tPHL
Propagation delay
An to ERRA
CL = 50pF; VCC = 5V
6.1
ns
CIN
Input capacitance
VI = 0V or VCC
4
pF
CI/O
Output capacitance
Outputs disabled; VO = 0V or VCC
7
pF
ICCZ
Total supply current
Outputs disabled; VCC =5.5V
50
µA
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
28-Pin Plastic PLCC
–40
°C to +85°C
74ABT899 A
74ABT899 A
SOT261-3
28-Pin Plastic SOP
–40
°C to +85°C
74ABT899 D
74ABT899 D
SOT136-1
28-Pin Plastic SSOP
–40
°C to +85°C
74ABT899 DB
74ABT899 DB
SOT341-1


Аналогичный номер детали - 74ABT899A

производительномер деталидатащиподробное описание детали
logo
Fairchild Semiconductor
74ABT899 FAIRCHILD-74ABT899 Datasheet
128Kb / 16P
   9-Bit Latchable Transceiver with Parity Generator/Checker
74ABT899CMSA FAIRCHILD-74ABT899CMSA Datasheet
128Kb / 16P
   9-Bit Latchable Transceiver with Parity Generator/Checker
74ABT899CQC FAIRCHILD-74ABT899CQC Datasheet
128Kb / 16P
   9-Bit Latchable Transceiver with Parity Generator/Checker
74ABT899CSC FAIRCHILD-74ABT899CSC Datasheet
128Kb / 16P
   9-Bit Latchable Transceiver with Parity Generator/Checker
More results

Аналогичное описание - 74ABT899A

производительномер деталидатащиподробное описание детали
logo
NXP Semiconductors
74ABT853 PHILIPS-74ABT853 Datasheet
82Kb / 7P
   8-bit transceiver with 9-bit parity checker/ generator and flag latch 3-State
1995 Sep 06
logo
Fairchild Semiconductor
74ABT899 FAIRCHILD-74ABT899 Datasheet
128Kb / 16P
   9-Bit Latchable Transceiver with Parity Generator/Checker
logo
National Semiconductor ...
74AC899 NSC-74AC899 Datasheet
214Kb / 14P
   9-Bit Latchable Transceiver with Parity Generator/Checker
54ACT899 NSC-54ACT899 Datasheet
311Kb / 12P
   9-Bit Latchable Transceiver with Parity Generator/Checker
logo
Texas Instruments
SN74BCT899 TI1-SN74BCT899 Datasheet
120Kb / 8P
[Old version datasheet]   9-BIT LATCHABLE TRANSCEIVER WITH PARITY GENERATOR/CHECKER
logo
Fairchild Semiconductor
74ACT899 FAIRCHILD-74ACT899 Datasheet
78Kb / 9P
   9-Bit Latchable Transceiver with Parity Generator/Checker
logo
Aeroflex Circuit Techno...
UT54ACTS899 AEROFLEX-UT54ACTS899 Datasheet
171Kb / 17P
   9-bit Latchable Transceiver with Parity Generator/Checker
logo
Fairchild Semiconductor
74F899 FAIRCHILD-74F899 Datasheet
89Kb / 12P
   9-Bit Latchable Transceiver with Parity Generator/Checker
logo
Toshiba Semiconductor
TC74AC280P TOSHIBA-TC74AC280P Datasheet
265Kb / 7P
   9 - BIT PARITY GENERATOR CHECKER
logo
Renesas Technology Corp
HD74AC280 RENESAS-HD74AC280 Datasheet
214Kb / 8P
   9-bit Parity Generator/Checker
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com