поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS816236BB датащи(PDF) 1 Page - GSI Technology

номер детали GS816236BB
подробное описание детали  1M x 18, 512K x 36 18Mb S/DCD Sync Burst SRAMs
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GSI [GSI Technology]
домашняя страница  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS816236BB датащи(HTML) 1 Page - GSI Technology

  GS816236BB Datasheet HTML 1Page - GSI Technology GS816236BB Datasheet HTML 2Page - GSI Technology GS816236BB Datasheet HTML 3Page - GSI Technology GS816236BB Datasheet HTML 4Page - GSI Technology GS816236BB Datasheet HTML 5Page - GSI Technology GS816236BB Datasheet HTML 6Page - GSI Technology GS816236BB Datasheet HTML 7Page - GSI Technology GS816236BB Datasheet HTML 8Page - GSI Technology GS816236BB Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 31 page
background image
GS816218/36BB
1M x 18, 512K x 36
18Mb S/DCD Sync Burst SRAMs
250 MHz–150 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
119--Bump BGA
Commercial Temp
Industrial Temp
Preliminary
Rev: 1.0 9/2004
1/31
© 2004, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• FT pin for user-configurable flow through or pipeline operation
• Single/Dual Cycle Deselect selectable
• IEEE 1149.1 JTAG-compatible Boundary Scan
• ZQ mode pin for user-selectable high/low output drive
• 2.5 V or 3.3 V +10%/–10% core power supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to SCD x18/x36 Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 119-bump BGA package
Functional Description
Applications
The GS816218/36BB is an 18,874,368-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although of a
type originally developed for Level 2 Cache applications supporting
high performance CPUs, the device now finds application in
synchronous SRAM applications, ranging from DSP main store to
networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control inputs
(ADSP, ADSC, ADV), and write control inputs (Bx, BW, GW) are
synchronous and are controlled by a positive-edge-triggered clock
input (CK). Output enable (G) and power down control (ZZ) are
asynchronous inputs. Burst cycles can be initiated with either ADSP
or ADSC inputs. In Burst mode, subsequent burst addresses are
generated internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or interleave order
with the Linear Burst Order (LBO) input. The Burst function need not
be used. New addresses can be loaded on every cycle with no
degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the user
via the FT mode . Holding the FT mode pin low places the RAM in
Flow Through mode, causing output data to bypass the Data Output
Register. Holding FT high places the RAM in Pipeline mode,
activating the rising-edge-triggered Data Output Register.
SCD and DCD Pipelined Reads
The GS816218/36BB is an SCD (Single Cycle Deselect) and DCD
(Dual Cycle Deselect) pipelined synchronous SRAM. DCD SRAMs
pipeline disable commands to the same degree as read commands.
SCD SRAMs pipeline deselect commands one stage less than read
commands. SCD RAMs begin turning off their outputs immediately
after the deselect command has been captured in the input registers.
DCD RAMs hold the deselect command for one full cycle and then
begin turning off their outputs just after the second rising edge of
clock. The user may configure this SRAM for either mode of
operation using the SCD mode input.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable (BW)
input combined with one or more individual byte write signals (Bx).
In addition, Global Write (GW) is available for writing all bytes at one
time, regardless of the Byte Write control inputs.
FLXDrive™
The ZQ pin allows selection between high drive strength (ZQ low) for
multi-drop bus applications and normal drive strength (ZQ floating or
high) point-to-point applications. See the Output Driver
Characteristics chart for details.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High) of
the ZZ signal, or by stopping the clock (CK). Memory data is retained
during Sleep mode.
Core and Interface Voltages
The GS816218/36BB operates on a 2.5 V or 3.3 V power supply. All
input are 3.3 V and 2.5 V compatible. Separate output power (VDDQ)
pins are used to decouple output noise from the internal circuits and
are 3.3 V and 2.5 V compatible.
Parameter Synopsis
-250
-200
-150
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
4.0
3.0
5.0
3.8
6.7
ns
ns
Curr (x18)
Curr (x36)
280
330
230
270
185
210
mA
mA
Flow Through
2-1-1-1
tKQ
tCycle
5.5
5.5
6.5
6.5
7.5
7.5
ns
ns
Curr (x18)
Curr (x36)
210
240
185
205
170
190
mA
mA


Аналогичный номер детали - GS816236BB

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS816236BB-150 GSI-GS816236BB-150 Datasheet
1Mb / 37P
   1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816236BB-150I GSI-GS816236BB-150I Datasheet
1Mb / 37P
   1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816236BB-150IV GSI-GS816236BB-150IV Datasheet
1Mb / 31P
   1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816236BB-150V GSI-GS816236BB-150V Datasheet
1Mb / 31P
   1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816236BB-200 GSI-GS816236BB-200 Datasheet
1Mb / 37P
   1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
More results

Аналогичное описание - GS816236BB

производительномер деталидатащиподробное описание детали
logo
GSI Technology
GS8160E18T GSI-GS8160E18T Datasheet
622Kb / 25P
   1M x 18, 512K x 36 18Mb Sync Burst SRAMs
GS8161E18BT GSI-GS8161E18BT Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E18BT-V GSI-GS8161E18BT-V Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8160V18AT GSI-GS8160V18AT Datasheet
489Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018DGT-250I GSI-GS816018DGT-250I Datasheet
255Kb / 25P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8161V18CD GSI-GS8161V18CD Datasheet
776Kb / 28P
   1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
GS816018C GSI-GS816018C Datasheet
567Kb / 22P
   1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
GS8160V18CT GSI-GS8160V18CT Datasheet
558Kb / 21P
   1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
GS816218BB GSI-GS816218BB Datasheet
1Mb / 37P
   1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816218BB-V GSI-GS816218BB-V Datasheet
1Mb / 31P
   1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com