поискавой системы для электроныых деталей |
|
CA3310A датащи(PDF) 4 Page - Intersil Corporation |
|
CA3310A датащи(HTML) 4 Page - Intersil Corporation |
4 / 16 page 4 Absolute Maximum Ratings Thermal Information Digital Supply Voltage VDD . . . . . . . . . . . . . . VSS -0.5V to VSS +7V Analog Supply Voltage (VAA+) . . . . . . . . . . . . . . . . . . . . VDD ±0.5V Any Other Terminal . . . . . . . . . . . . . . . . VSS -0.5V to VDD + 0.5V DC Input Current or Output (Protection Diode) Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20mA DC Output Drain Current, per Output . . . . . . . . . . . . . . . . . . ±35mA Total DC Supply or Ground Current. . . . . . . . . . . . . . . . . . . . ±70mA Operating Conditions Temperature Range (TA) . . . . . . . . . . . . . . . . . . . . . . -40 oC to 85oC Thermal Resistance (Typical, Note 1) θJA (oC/W) PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 Maximum Junction Temperature Plastic Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150oC Maximum Storage Temperature (TSTG) . . . . . . . . . -65 oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300oC (SOIC - Lead Tips Only) CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 1. θJA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details. Electrical Specifications TA = 25× oC, V DD = VAA+ = 5V, VREF+ = 4.608V, VSS = VAA- = VREF- = GND, CLK = External 1MHz, Unless Otherwise Specified PARAMETER TEST CONDITIONS MIN TYP MAX UNITS ACCURACY (See Text For Definitions) Resolution 10 - - Bits Differential Linearity Error CA3310 - ±0.5 ±0.75 LSB CA3310A - ±0.25 ±0.5 LSB Integral Linearity Error CA3310 - ±0.5 ±0.75 LSB CA3310A - ±0.25 ±0.5 LSB Gain Error CA3310 - ±0.25 ±0.5 LSB CA3310A - - ±0.25 LSB Offset Error CA3310 - ±0.25 ±0.5 LSB CA3310A - - ±0.25 LSB ANALOG INPUT Input Resistance In Series with Input Sample Capacitors - 330 - Ω Input Capacitance During Sample State - 300 - pF Input Capacitance During Hold State - 20 - pF Input Current At VIN = VREF+ = 5V - - +300 µA At VIN = VREF - = 0V - - -100 µA Static Input Current STRT = V+, CLK = V+ At VIN = VREF+ = 5V -- 1 µA At VIN = VREF - = 0V - - -1 µA Input + Full-Scale Range (Note 3) VREF- +1 - VDD +0.3 V Input - Full-Scale Range (Note 3) VSS -0.3 - VREF+ -1 V Input Bandwidth From Input RC Time Constant - 1.5 - MHz DIGITAL INPUTS DRST, OEL, OEM, STRT, CLK High-Level Input Voltage Over VDD = 3V to 6V (Note 3) 70 - - % of VDD Low-Level Input Voltage Over VDD = 3V to 6V (Note 3) - - 30 % of VDD Input Leakage Current Except CLK - - ±1 µA Input Capacitance (Note 3) - - 10 pF Input Current CLK Only (Note 3) - - ±400 µA DIGITAL OUTPUTS D0 - D9, DRDY High-Level Output Voltage ISOURCE = -4mA 4.6 - - V Low-Level Output Voltage ISINK = 6mA - - 0.4 V Three-State Leakage Except DRDY - - ±1 µA Output Capacitance Except DRDY (Note 3) - - 20 pF CA3310, CA3310A |
Аналогичный номер детали - CA3310A |
|
Аналогичное описание - CA3310A |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |