поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM29PL160CB-65RSI датащи(PDF) 10 Page - Advanced Micro Devices

номер детали AM29PL160CB-65RSI
подробное описание детали  16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29PL160CB-65RSI датащи(HTML) 10 Page - Advanced Micro Devices

Back Button AM29PL160CB-65RSI Datasheet HTML 6Page - Advanced Micro Devices AM29PL160CB-65RSI Datasheet HTML 7Page - Advanced Micro Devices AM29PL160CB-65RSI Datasheet HTML 8Page - Advanced Micro Devices AM29PL160CB-65RSI Datasheet HTML 9Page - Advanced Micro Devices AM29PL160CB-65RSI Datasheet HTML 10Page - Advanced Micro Devices AM29PL160CB-65RSI Datasheet HTML 11Page - Advanced Micro Devices AM29PL160CB-65RSI Datasheet HTML 12Page - Advanced Micro Devices AM29PL160CB-65RSI Datasheet HTML 13Page - Advanced Micro Devices AM29PL160CB-65RSI Datasheet HTML 14Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 44 page
background image
8
Am29PL160C
22143C7 May 9, 2006
D A TA
SH EE T
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register it-
self does not occupy any addressable memor y
location. The register is composed of latches that store
the commands, along with the address and data infor-
mation needed to execute the command. The contents
of the register serve as inputs to the internal state ma-
chine. The state machine outputs dictate the function
of the device. Table 1 lists the device bus operations,
the inputs and control levels they require, and the re-
sulting output. The following subsections describe
each of these operations in further detail.
Table 1.
Am29PL160C Device Bus Operations
Legend:
L = Logic Low = VIL, H = Logic High = VIH, VID = 12.0 ± 0.5 V, X = Don’t Care, AIN = Address In, DIN = Data In, DOUT = Data Out
Notes:
1. Addresses are A19:A0 in word mode (BYTE# = VIH), A19:A-1 in byte mode (BYTE# = VIL).
2. The sector protect and sector unprotect functions must be implemented via programming equipment. See the “Sector
Protection/Unprotection” section.
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O
pins DQ15–DQ0 operate in the byte or word configura-
tion. If the BYTE# pin is set at logic ‘1’, the device is in
word configuration, DQ15–DQ0 are active and con-
trolled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte
configuration, and only data I/O pins DQ0–DQ7 are
active and controlled by CE# and OE#. The data I/O
pins DQ8–DQ14 are tri-stated, and the DQ15 pin is
used as an input for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to VIL. CE# is the power
control and selects the device. OE# is the output control
and gates array data to the output pins. WE# should re-
main at VIH. The BYTE# pin determines whether the
device outputs array data in words or bytes.
The internal state machine is set for reading array data
upon device power-up, or after a reset command
(when not executing a program or erase operation).
This ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. The device remains
enabled for read access until the command register
contents are altered.
See “Reading Array Data” for more information. Refer
to the AC Read Operations table for timing specifica-
tions and to Figure 11 for the timing diagram. ICC1 in
the DC Characteristics table represents the active cur-
rent specification for reading array data.
Read Mode
Random Read (Non-Page Mode Read)
The device has two control functions which must be
satisfied in order to obtain data at the outputs. CE# is
the power control and should be used for device selec-
tion. OE# is the output control and should be used to
gate data to the output pins if the device is selected.
Address access time (tACC) is equal to the delay from
stable addresses to valid output data. The chip enable
access time (tCE) is the delay from the stable ad-
dresses and stable CE# to valid data at the output
pins. The output enable access time is the delay from
the falling edge of OE# to valid data at the output pins
(assuming the addresses have been stable for at least
tACC–tOE time).
Operation
CE#
OE#
WE#
Addresses
(Note 1)
DQ0–
DQ7
DQ8–DQ15
BYTE#
= VIH
BYTE#
= VIL
Read
L
L
H
AIN
DOUT
DOUT
DQ8–DQ14 = High-Z,
DQ15 = A-1
Write
L
H
L
AIN
DIN
DIN
Standby
VCC ±
0.3 V
X
X
X
High-Z
High-Z
High-Z
Output Disable
L
H
H
X
High-Z
High-Z
High-Z


Аналогичный номер детали - AM29PL160CB-65RSI

производительномер деталидатащиподробное описание детали
logo
Advanced Micro Devices
AM29PL160CB-65RSI AMD-AM29PL160CB-65RSI Datasheet
987Kb / 44P
   16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory
More results

Аналогичное описание - AM29PL160CB-65RSI

производительномер деталидатащиподробное описание детали
logo
Advanced Micro Devices
AM29PLI60C AMD-AM29PLI60C Datasheet
987Kb / 44P
   16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory
AM29PL320D AMD-AM29PL320D Datasheet
941Kb / 49P
   32 Megabit (2 M x 16-Bit/1 M x 32-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory
logo
SPANSION
AM29PL320D SPANSION-AM29PL320D Datasheet
947Kb / 50P
   32 Megabit (2 M x 16-Bit/1 M x 32-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory
logo
Advanced Micro Devices
AM70PDL127CDH AMD-AM70PDL127CDH Datasheet
1Mb / 127P
   2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
logo
SPANSION
AM70PDL127BDH SPANSION-AM70PDL127BDH Datasheet
2Mb / 128P
   2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
logo
Advanced Micro Devices
AM29LV160B-1 AMD-AM29LV160B-1 Datasheet
695Kb / 48P
   16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
AM29LV160B AMD-AM29LV160B Datasheet
649Kb / 46P
   16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
logo
Excel Semiconductor Inc...
ES29LV160F EXCELSEMI-ES29LV160F Datasheet
1Mb / 71P
   16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
logo
Advanced Micro Devices
AM29LV160B AMD-AM29LV160B_05 Datasheet
1Mb / 54P
   16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory
AM29DL16XD AMD-AM29DL16XD_06 Datasheet
1Mb / 57P
   16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com