поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DM7476N датащи(PDF) 1 Page - Fairchild Semiconductor

номер детали DM7476N
подробное описание детали  Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
Download  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FAIRCHILD [Fairchild Semiconductor]
домашняя страница  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

DM7476N датащи(HTML) 1 Page - Fairchild Semiconductor

  DM7476N Datasheet HTML 1Page - Fairchild Semiconductor DM7476N Datasheet HTML 2Page - Fairchild Semiconductor DM7476N Datasheet HTML 3Page - Fairchild Semiconductor DM7476N Datasheet HTML 4Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 4 page
background image
© 2001 Fairchild Semiconductor Corporation
DS006528
www.fairchildsemi.com
September 1986
Revised July 2001
DM7476
Dual Master-Slave J-K Flip-Flops with
Clear, Preset, and Complementary Outputs
General Description
This device contains two independent positive pulse trig-
gered J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flop after a complete clock
pulse. While the clock is LOW the slave is isolated from the
master. On the positive transition of the clock, the data
from the J and K inputs is transferred to the master. While
the clock is HIGH the J and K inputs are disabled. On the
negative transition of the clock, the data from the master is
transferred to the slave. The logic state of J and K inputs
must not be allowed to change while the clock is HIGH.
The data is transferred to the outputs on the falling edge of
the clock pulse. A LOW logic level on the preset or clear
inputs will set or reset the outputs regardless of the logic
levels of the other inputs.
Ordering Code:
Connection Diagram
Function Table
H
= HIGH Logic Level
L
= LOW Logic Level
X
= Either LOW or HIGH Logic Level
= Positive pulse data. The J and K inputs must be held constant while
the clock is HIGH. Data is transferred to the outputs on the falling
edge of the clock pulse.
Q0 = The output logic level before the indicated input conditions were
established.
Toggle
= Each output changes to the complement of its previous level on
each complete active HIGH level clock pulse.
Note 1: This configuration is nonstable; that is, it will not persist when the
preset and/or clear inputs return to their inactive (HIGH) level.
Order Number
Package Number
Package Description
DM7476N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Inputs
Outputs
PR
CLR
CLK
J
K
Q
Q
LH
X
X
X
H
L
HL
X
X
X
L
H
LL
X
X
X
H
(Note 1)
H
(Note 1)
HH
LL
Q0
Q0
HH
HL
H
L
HH
LH
L
H
HH
H
H
Toggle


Аналогичный номер детали - DM7476N

производительномер деталидатащиподробное описание детали
logo
Fairchild Semiconductor
DM7476N FAIRCHILD-DM7476N Datasheet
41Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
logo
National Semiconductor ...
DM7476N NSC-DM7476N Datasheet
108Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
More results

Аналогичное описание - DM7476N

производительномер деталидатащиподробное описание детали
logo
Fairchild Semiconductor
DM7476 FAIRCHILD-DM7476 Datasheet
41Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
logo
National Semiconductor ...
DM5476 NSC-DM5476 Datasheet
108Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
logo
Fairchild Semiconductor
DM7473 FAIRCHILD-DM7473 Datasheet
39Kb / 3P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
National Semiconductor ...
DM54107 NSC-DM54107 Datasheet
78Kb / 3P
   DUAL MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM54L73 NSC-DM54L73 Datasheet
88Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
54LS112 NSC-54LS112 Datasheet
102Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS
logo
Texas Instruments
SN5472 TI-SN5472 Datasheet
124Kb / 4P
[Old version datasheet]   AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR
SN5472 TI1-SN5472_14 Datasheet
326Kb / 9P
[Old version datasheet]   AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR
logo
National Semiconductor ...
DM54L72 NSC-DM54L72 Datasheet
89Kb / 4P
   AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs
logo
Fairchild Semiconductor
DM74LS73A FAIRCHILD-DM74LS73A Datasheet
53Kb / 5P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
More results


Html Pages

1 2 3 4


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com