поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SN74BCT8374ADW датащи(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
номер детали SN74BCT8374ADW
подробное описание детали  SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

SN74BCT8374ADW датащи(HTML) 11 Page - Texas Instruments

Back Button SN74BCT8374ADW Datasheet HTML 7Page - Texas Instruments SN74BCT8374ADW Datasheet HTML 8Page - Texas Instruments SN74BCT8374ADW Datasheet HTML 9Page - Texas Instruments SN74BCT8374ADW Datasheet HTML 10Page - Texas Instruments SN74BCT8374ADW Datasheet HTML 11Page - Texas Instruments SN74BCT8374ADW Datasheet HTML 12Page - Texas Instruments SN74BCT8374ADW Datasheet HTML 13Page - Texas Instruments SN74BCT8374ADW Datasheet HTML 14Page - Texas Instruments SN74BCT8374ADW Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
SN54BCT8374A, SN74BCT8374A
SCAN TEST DEVICES
WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SCBS045E – JUNE 1990 – REVISED JULY 1996
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
bypass scan
This instruction conforms to the IEEE Standard 1149.1-1990 BYPASS instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device
operates in the normal mode.
sample boundary
This instruction conforms to the IEEE Standard 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is
selected in the scan path. Data appearing at the device input terminals is captured in the input BSCs, while data
appearing at the outputs of the normal on-chip logic is captured in the output BSCs. The device operates in the
normal mode.
control boundary to high impedance
This instruction conforms to the IEEE Standard 1149.1a-1993 HIGHZ instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device
operates in a modified test mode in which all device output terminals are placed in the high-impedance state,
the device input terminals remain operational, and the normal on-chip logic function is performed.
control boundary to 1/0
This instruction conforms to the IEEE Standard 1149.1a-1993 CLAMP instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the input
BSCs is applied to the inputs of the normal on-chip logic, while data in the output BSCs is applied to the device
output terminals. The device operates in the test mode.
boundary run test
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during
Run-Test/Idle. The four test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP),
PRPG, PSA, and simultaneous PSA and PRPG (PSA/PRPG).
boundary read
The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This
instruction is useful for inspecting data after a PSA operation.
boundary self test
The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR.
In this way, the contents of the shadow latches may be read out to verify the integrity of both shift-register and
shadow-latch elements of the BSR. The device operates in the normal mode.
boundary toggle outputs
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. Data in the shift register elements of the selected output BSCs is toggled on each rising edge of
TCK in Run-Test/Idle and is then updated in the shadow latches and applied to the associated device output
terminals on each falling edge of TCK in Run-Test/Idle. Data in the selected input BSCs remains constant and
is applied to the inputs of the normal on-chip logic. Data appearing at the device input terminals is not captured
in the input BSCs. The device operates in the test mode.
boundary-control-register scan
The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This
operation must be performed before a boundary-run test operation to specify which test operation is to
be executed.


Аналогичный номер детали - SN74BCT8374ADW

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
SN74BCT8374ADW TI-SN74BCT8374ADW Datasheet
474Kb / 26P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SN74BCT8374ADWE4 TI-SN74BCT8374ADWE4 Datasheet
474Kb / 26P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SN74BCT8374ADWR TI-SN74BCT8374ADWR Datasheet
474Kb / 26P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SN74BCT8374ADWRE4 TI-SN74BCT8374ADWRE4 Datasheet
474Kb / 26P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
More results

Аналогичное описание - SN74BCT8374ADW

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
SN54BCT8374A TI-SN54BCT8374A Datasheet
474Kb / 26P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SN54F374 TI1-SN54F374_16 Datasheet
1Mb / 20P
[Old version datasheet]   OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Unisonic Technologies
U74AHC374 UTC-U74AHC374_15 Datasheet
271Kb / 6P
   OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
U74HCT374 UTC-U74HCT374_15 Datasheet
233Kb / 6P
   OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Texas Instruments
SN54AC374 TI-SN54AC374_07 Datasheet
684Kb / 18P
[Old version datasheet]   OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SN74HC534N TI1-SN74HC534N Datasheet
235Kb / 10P
[Old version datasheet]   OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Unisonic Technologies
U74AHC574 UTC-U74AHC574_15 Datasheet
240Kb / 7P
   OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Texas Instruments
SN54ALS374A TI1-SN54ALS374A_16 Datasheet
1Mb / 23P
[Old version datasheet]   OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS
SN54HC574 TI1-SN54HC574_16 Datasheet
1Mb / 23P
[Old version datasheet]   OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Unisonic Technologies
U74AHCT374 UTC-U74AHCT374_15 Datasheet
233Kb / 6P
   OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com