поискавой системы для электроныых деталей |
|
TSC2008IRGVR датащи(PDF) 7 Page - Texas Instruments |
|
|
TSC2008IRGVR датащи(HTML) 7 Page - Texas Instruments |
7 / 37 page TIMING REQUIREMENTS (1) TSC2008 www.ti.com .................................................................................................................................................. SBAS406A – JUNE 2008 – REVISED DECEMBER 2008 All specifications typical at –40°C to +85°C, VDD = 1.6V, unless otherwise noted. PARAMETER TEST CONDITIONS MIN MAX UNIT 1.2V ≤ VDD < 1.6V, 40% to 60% duty cycle 182 ns tC(SCLK) SPI serial clock cycle time 1.6 ≤ VDD < 2.7V, 40% to 60% duty cycle 62.5 ns 2.7V ≤ VDD ≤ 3.6V, 40% to 60% duty cycle 40 ns 1.2V ≤ VDD < 1.6V, 10pF load 5.5 MHz fSCLK SPI serial clock frequency 1.6 ≤ VDD < 2.7V, 10pF load 16 MHz 2.7V ≤ VDD ≤ 3.6V, 10pF load 25 MHz tWH(SCLK) SPI serial clock high time 0.4 × tC(SCLK) 0.6 × tC(SCLK) ns tWL(SCLK) SPI serial clock low time 0.4 × tC(SCLK) 0.6 × tC(SCLK) ns 1.2V ≤ VDD < 1.6V 22 ns tSU(CSF-SCLK1R) Enable lead time 1.6 ≤ VDD < 3.6V 14 ns 1.2V ≤ VDD < 1.6V 55 ns tD(CSF-SDOVALID) Slave access time 1.6 ≤ VDD < 3.6V 25 ns 1.2V ≤ VDD < 1.6V 40 80 ns tH(SCLKF-SDOVALID) MISO data hold time 1.6 ≤ VDD < 3.6V 6 30 ns 1.2V ≤ VDD < 1.6V 50 ns tWH(CS) Sequential transfer delay 1.6 ≤ VDD < 3.6V 20 ns 1.2V ≤ VDD < 1.6V 25 ns tSU(SDI-SCLKR) MOSI data setup time 1.6 ≤ VDD < 3.6V 10 ns tH(SDI-SCLKR) MOSI data hold time 5 ns 1.2V ≤ VDD < 1.6V 55 ns tDIS(CSR-SDOZ) Slave MISO disable time 1.6 ≤ VDD < 3.6V 25 ns 1.2V ≤ VDD < 1.6V 50 ns tSU(SCLKF-CSR) Enable lag time 1.6 ≤ VDD < 3.6V 20 ns 1.2V ≤ VDD < 1.6V 55 ns PENIRQ (used as BUSY) tD(SCLKR-PENIRQF) delay from SCLK rising edge 1.6 ≤ VDD < 3.6V 25 ns Setup time from PENIRQ 1.2V ≤ VDD < 1.6V 50 ns tSU(PENIRQR-SCLKR) (used as BUSY) to the rising 1.6 ≤ VDD < 3.6V 20 ns edge of SCLK tD(RESET) Reset period requirement 200 ns tR Rise time VDD = 3V, fSCLK = 25MHz 3 ns tF Fall time VDD = 3V, fSCLK = 25MHz 3 ns (1) All input signals are specified with tR = tF = 5ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Link(s): TSC2008 |
Аналогичный номер детали - TSC2008IRGVR |
|
Аналогичное описание - TSC2008IRGVR |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |