поискавой системы для электроныых деталей |
|
SN74ABT8996DW датащи(PDF) 3 Page - Texas Instruments |
|
|
SN74ABT8996DW датащи(HTML) 3 Page - Texas Instruments |
3 / 40 page SN54ABT8996, SN74ABT8996 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS SCBS489C – AUGUST 1994 – REVISED APRIL 1999 3 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 FUNCTION TABLE INPUTS SHADOW-PROTOCOL OUTPUTS PRIMARY-TO-SECONDARY BYP PTRST RESULT† STRST STCK STMS STDO PTDO CON CONNECT STATUS L L — L PTCK H‡ PTDI STDI L BYP/TRST‡ L H— H PTCK PTMS PTDI STDI L BYP H L— L PTCK H Z Z H TRST H H RESET H PTCK H Z Z H RESET H H MATCH H PTCK PTMS PTDI STDI L ON H H NO MATCH H PTCK STMS0§ Z Z H OFF H H HARD ERROR¶ H PTCK STMS0§ Z Z H OFF H H DISCONNECT H PTCK STMS0§ Z Z H OFF H H TEST SYNCHRONIZATION H PTCK PTMS PTDI Z L MULTICAST † Shadow protocols are received serially via PTCK and PTDI and acknowledged serially via PTCK and PTDO under certain conditions in which PTMS is static low or static high (see shadow protocol). The result shown here follows any required acknowledgement. ‡ In normal operation of IEEE Std 1149.1-compliant architectures, it is recommended that TMS be high prior to release of TRST. The BYP/TRST connect status ensures that this condition is met at STMS regardless of the applied PTMS. Also, it is recommended that STMS be kept high for a minimum duration of 5 PTCK cycles following assertion of PTRST, either by maintaining PTRST low or by setting PTMS high. This ensures that ICs both with and without TRST inputs are moved to their Test-Logic-Reset TAP states. It is expected that in normal application, this condition will only occur when BYP is fixed at the low state. In such case, upon release of PTRST, the ASP immediately resumes the BYP connect status. § STMS level before indicated steady-state conditions were established ¶ The shadow protocol is well defined. Some variations in the protocol are tolerated (see protocol errors). Those that are not tolerated are considered hard errors and cause disconnect as indicated. functional block diagram CON Shadow-Protocol Receive 1D PTCK PTRST VCC STCK STRST STMS PTMS VCC PTDI VCC STDO STDI VCC PTDO BYP VCC A9–A0 VCC Connect Control Shadow-Protocol Transmit C1 S 9 12 10 11 17 6 16 13 15 14 8 18 Pin numbers shown are for the DW, JT, and PW packages. 20–24, 1–5 |
Аналогичный номер детали - SN74ABT8996DW |
|
Аналогичное описание - SN74ABT8996DW |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |