поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TSB12LV21 датащи(PDF) 2 Page - Texas Instruments

номер детали TSB12LV21
подробное описание детали  IEEE 1394 LINK LAYER CONTROLLER
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TSB12LV21 датащи(HTML) 2 Page - Texas Instruments

  TSB12LV21 Datasheet HTML 1Page - Texas Instruments TSB12LV21 Datasheet HTML 2Page - Texas Instruments TSB12LV21 Datasheet HTML 3Page - Texas Instruments TSB12LV21 Datasheet HTML 4Page - Texas Instruments TSB12LV21 Datasheet HTML 5Page - Texas Instruments TSB12LV21 Datasheet HTML 6Page - Texas Instruments TSB12LV21 Datasheet HTML 7Page - Texas Instruments TSB12LV21 Datasheet HTML 8Page - Texas Instruments TSB12LV21 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 22 page
background image
TSB12LV21B
(PCILynx-2) IEEE 1394 LINK LAYER CONTROLLER
SLLS306– JULY 1998
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description
The TSB12LV21B (PCILynx-2) provides a high-performance IEEE 1394-1995 interface with the capability to
transfer data between the 1394 PHY-link interface, the PCI bus interface, and external devices connected to
the local bus interface. The 1394 PHY-link interface provides the connection to the 1394 physical layer device;
it is supported by the on-board link layer controller (LLC). The LLC provides the control for transmitting and
receiving 1394 packet data between the FIFO and PHY-link interface at rates of 100 Mbit/s, 200 Mbit/s, and 400
Mbit/s. The link layer also provides the capability to receive status from the physical layer device and to access
the physical layer control and status registers by the application software. The PCILynx–2 complies with
D PCI Local Bus Specification, Revision 2.1
D IEEE Standard for a 1394-1995 High Performance Serial Bus
D IEEE Standard 1212-1991
D IEEE Standard Control and Status Register (CSR) Architecture for Microcomputer Buses
An internal 4Kbyte-memory can be configured as multiple variable-size FIFOs, eliminating the need for external
FIFOs. Separate FIFOs are user configurable to support 1394 receive, asynchronous transmit, and
isynchronous transmit transfer operations.
The PCI interface supports 32-bit burst transfers up to 33 MHz and is capable of operating both as a master
and as a target device. Configuration registers can be loaded from an external serial EEPROM, allowing board
and system designers to assign their own unique identification codes. An autoboot mode allows data-moving
systems (such as docking stations) to be designed to operate on the PCI bus without the need for a host CPU.
The DMA controller uses packet control list (PCL) data structures to control the transfer of data and allow the
DMA to operate without host CPU intervention. These PCLs can reside in PCI memory or in memory that is
connected to a local bus port. The PCLs implement an instruction set that allows linking, conditional branching,
1394 data transfer control, auxiliary support commands, and status reporting. Five DMA channels
accommodate programmable data types. PCLs can be chained together to form a channel control program that
can be developed to support each DMA channel. Data can be stored in either big endian or little endian format,
eliminating the need for the host CPU to perform byte swapping. Data can be transferred either to 4-byte aligned
locations, to provide the highest performance, or to nonaligned locations, to provide the best memory use.
The RAM, ROM, AUX, ZV, and general purpose I/O (GPIO) ports collectively make up the local bus interface.
These ports mapped into the PCI address, can be accessed either through the PCI bus or through internal DMA
transactions. Internal transactions do not appear on the external PCI bus, thereby conserving PCI bandwidth.
DMA packet control lists or other data may be stored in external RAM or ROM attached to the local bus interface.
This further reduces PCI bus use and generally improves performance. The ZV local bus port is designed to
transfer data from 1394 video devices to an external device connected to the PCILynx-2 ZV port. This interface
provides a method for receiving 1394 digital camera packets directly from a ZV-compliant device attached to
the local bus interface.
Built-in test registers, a dedicated test output terminal, and four GPIO terminals allow observation of internal
states and provide a convenient software debug capability. Programmable interrupts are available to inform
driver software of important events, such as 1394 bus resets and DMA-to-PCL transfer completion.
The 3.3-V internal operation provides reduced power consumption, while maintaining compatibility with 5-V
signaling environments. The PCI interface is compatible with both 3-V and 5-V PCI systems.


Аналогичный номер детали - TSB12LV21

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TSB12LV21 TI-TSB12LV21 Datasheet
258Kb / 18P
[Old version datasheet]   IEEE 1394-1995 BUS TO PCI BUS INTERFACE
TSB12LV21 TI-TSB12LV21 Datasheet
522Kb / 38P
[Old version datasheet]   IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB12LV21A TI-TSB12LV21A Datasheet
258Kb / 18P
[Old version datasheet]   IEEE 1394-1995 BUS TO PCI BUS INTERFACE
TSB12LV21APGF TI-TSB12LV21APGF Datasheet
258Kb / 18P
[Old version datasheet]   IEEE 1394-1995 BUS TO PCI BUS INTERFACE
TSB12LV21B TI1-TSB12LV21B Datasheet
76Kb / 7P
[Old version datasheet]   (PCILynx-2) IEEE 1394 LINK LAYER CONTROLLER
More results

Аналогичное описание - TSB12LV21

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TSB12LV21B-EP TI1-TSB12LV21B-EP Datasheet
82Kb / 6P
[Old version datasheet]   (PCILynx-2) IEEE 1394 LINK LAYER CONTROLLER
TSB12LV21B TI1-TSB12LV21B_14 Datasheet
76Kb / 7P
[Old version datasheet]   (PCILynx-2) IEEE 1394 LINK LAYER CONTROLLER
TSB42AA4 TI-TSB42AA4 Datasheet
798Kb / 183P
[Old version datasheet]   IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB12LV31 TI-TSB12LV31 Datasheet
257Kb / 73P
[Old version datasheet]   IEEE 1394-1995 General-Purpose Link-Layer Controller
TSB42AA4 TI1-TSB42AA4_14 Datasheet
121Kb / 7P
[Old version datasheet]   IEEE 1394-a Consumer Electronics Link Layer Controller
TSB15LV01 TI-TSB15LV01 Datasheet
421Kb / 74P
[Old version datasheet]   VIDEO SIGNAL PROCESSOR WITH IEEE 1394 LINK LAYER CONTROLLER
TSB15LV01 TI1-TSB15LV01_14 Datasheet
91Kb / 6P
[Old version datasheet]   Video Signal Processor With IEEE-1394 Link Layer Controller
TSB12LV41 TI-TSB12LV41 Datasheet
737Kb / 195P
[Old version datasheet]   IEEE 1394-1995 Link-Layer Controller for Consumer Applications
TSB12LV41A TI-TSB12LV41A Datasheet
587Kb / 199P
[Old version datasheet]   IEEE 1394-1995 Link-Layer Controller for Consumer Applications
TSB12LV42 TI-TSB12LV42 Datasheet
686Kb / 175P
[Old version datasheet]   IEEE 1394-1995 Link-Layer Controller for Digital Video
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com