поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TSB14C01HV датащи(PDF) 11 Page - Texas Instruments

номер детали TSB14C01HV
подробное описание детали  5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TSB14C01HV датащи(HTML) 11 Page - Texas Instruments

Back Button TSB14C01HV Datasheet HTML 7Page - Texas Instruments TSB14C01HV Datasheet HTML 8Page - Texas Instruments TSB14C01HV Datasheet HTML 9Page - Texas Instruments TSB14C01HV Datasheet HTML 10Page - Texas Instruments TSB14C01HV Datasheet HTML 11Page - Texas Instruments TSB14C01HV Datasheet HTML 12Page - Texas Instruments TSB14C01HV Datasheet HTML 13Page - Texas Instruments TSB14C01HV Datasheet HTML 14Page - Texas Instruments TSB14C01HV Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 31 page
background image
TSB14C01
5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
SLLS231B – MARCH 1996 – REVISED MAY 1997
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
The TSB14C01 (phy) is designed to operate with a link such as the Texas Instruments TSB12C01A. These
devices use an interface such as described in Annex J of the IEEE 1394-1995 standard. Details of how the
TSB12C01A device operates are given in the TSB12C01A data manual (literature number SLLS219). For
information on the operation of 1394, see the IEEE 1394-1995 standard. For more specific information on the
backplane phy see the following sections of IEEE 1394-1995 standard: Chapter 5,
Backplane physical layer
specification; Annex D, Backplane physical layer timing; Annex F, Backplane physical implementation example;
Annex G,
Backplane isochronous resource manager selection. The following paragraphs describe the
operation of the phy-link interface.
The TSB14C01 supports 100 Mbit/s data transfers and has two bidirectional data lines (D0 and D1) crossing
the interface. In addition there are two bidirectional control lines (CTL0 and CTL1), the SCLK line from the phy
to the link, and the link request line (LREQ) from the link to the phy. The TSB14C01 phy has control of all the
bidirectional terminals. The link is allowed to drive these terminals only after it has been given permission by
the phy. The dedicated LREQ request terminal is used by the link for any activity that it can initiate.
There are four basic operations that can occur in the interface: request, status, transmit, and receive. All
operations but request are initiated by the phy. The link uses the request operation to read or write an internal
phy register or to ask the phy to initiate a transmit action. The phy initiates a receive action whenever a packet
is received from the serial bus.
When the phy has control of the bus, the CTL0 and CTL1 lines are encoded as shown in Table 4.
Table 4. CTL0 and CTL1 Control Lines When the Phy Has Control
CTL0
CTL1
Name
Description of Activity
0
0
Idle
No activity is occurring (this is the default mode).
0
1
Status
Status information is being sent from the phy to the link.
1
0
Receive
An incoming packet is being sent from the phy to the link.
1
1
Transmit
The link has been given control of the bus to send an outgoing packet.
When the link has control of the bus (only with phy permission) the CTL0 and CTL1 lines are encoded as shown
in Table 5.
Table 5. CTL0 and CTL1 Control Lines When the Link Has Control
CTL0
CTL1
Name
Description of Activity
0
0
Idle
The link releases the bus (the transmission has been completed).
0
1
Hold
The link is holding the bus while data is being prepared for transmission or sending another
packet without arbitrating.
1
0
Transmit
An outgoing packet is being sent from the link to the phy.
1
1
Reserved
None
When the link needs to request the bus or access a register that is located in the TSB14C01 phy, a serial stream
of information is sent across the LREQ line. The length of the stream varies depending on whether the transfer
is a bus request, a read command, or a write command (see Table 6). Regardless of the type of transfer, a start
bit of 1 is required at the beginning of the stream, and a stop bit of 0 is required at the end of the stream. Bit 0
is the MSB, and is transmitted first. The LREQ line is required to idle low (logic level 0).


Аналогичный номер детали - TSB14C01HV

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TSB14C01A TI-TSB14C01A Datasheet
424Kb / 31P
[Old version datasheet]   5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
TSB14C01AI TI-TSB14C01AI Datasheet
424Kb / 31P
[Old version datasheet]   5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
TSB14C01AIPM TI-TSB14C01AIPM Datasheet
424Kb / 31P
[Old version datasheet]   5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
TSB14C01AM TI-TSB14C01AM Datasheet
424Kb / 31P
[Old version datasheet]   5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
TSB14C01AMHV TI-TSB14C01AMHV Datasheet
424Kb / 31P
[Old version datasheet]   5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
More results

Аналогичное описание - TSB14C01HV

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TSB14C01A TI-TSB14C01A Datasheet
424Kb / 31P
[Old version datasheet]   5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
TSB21LV03 TI-TSB21LV03 Datasheet
522Kb / 38P
[Old version datasheet]   IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB21LV03C TI-TSB21LV03C Datasheet
393Kb / 29P
[Old version datasheet]   IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB11LV01 TI-TSB11LV01 Datasheet
320Kb / 21P
[Old version datasheet]   3-V 1-PORT IEEE 1394-1995 CABLE TRANSCEIVER/ARBITER
TSB14AA1A TI-TSB14AA1A Datasheet
257Kb / 37P
[Old version datasheet]   3.3 V IEEE 1394-1995 BACKPLANE PHY
TSB14AA1A TI1-TSB14AA1A_14 Datasheet
191Kb / 8P
[Old version datasheet]   3.3-V IEEE 1394-1995 Backplane PHY
TSB14AA1A TI1-TSB14AA1A_15 Datasheet
187Kb / 7P
[Old version datasheet]   3.3-V IEEE 1394-1995 Backplane PHY
TSB12LV21A TI-TSB12LV21A Datasheet
258Kb / 18P
[Old version datasheet]   IEEE 1394-1995 BUS TO PCI BUS INTERFACE
TSB12LV41 TI-TSB12LV41 Datasheet
737Kb / 195P
[Old version datasheet]   IEEE 1394-1995 Link-Layer Controller for Consumer Applications
TSB12LV31 TI-TSB12LV31 Datasheet
257Kb / 73P
[Old version datasheet]   IEEE 1394-1995 General-Purpose Link-Layer Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com