поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9551BCPZ-REEL7 датащи(PDF) 3 Page - Analog Devices

номер детали AD9551BCPZ-REEL7
подробное описание детали  Multiservice Clock Generator
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9551BCPZ-REEL7 датащи(HTML) 3 Page - Analog Devices

  AD9551BCPZ-REEL7 Datasheet HTML 1Page - Analog Devices AD9551BCPZ-REEL7 Datasheet HTML 2Page - Analog Devices AD9551BCPZ-REEL7 Datasheet HTML 3Page - Analog Devices AD9551BCPZ-REEL7 Datasheet HTML 4Page - Analog Devices AD9551BCPZ-REEL7 Datasheet HTML 5Page - Analog Devices AD9551BCPZ-REEL7 Datasheet HTML 6Page - Analog Devices AD9551BCPZ-REEL7 Datasheet HTML 7Page - Analog Devices AD9551BCPZ-REEL7 Datasheet HTML 8Page - Analog Devices AD9551BCPZ-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 40 page
background image
AD9551
Rev. B | Page 3 of 40
The AD9551 is easily configured using the external control pins
(A[3:0], B[3:0], and Y[3:0]). The logic state of these pins sets pre-
defined divider values that establish a specific input-to-output
frequency ratio. For applications requiring other frequency ratios,
the user can override any of the preconfigured divider settings
via the serial port, which enables a very wide range of
applications.
The AD9551 architecture consists of two cascaded PLL stages.
The first stage consists of fractional division (via SDM), followed
by a digital PLL that uses a crystal resonator-based DCXO. The
DCXO relies on an external crystal with a resonant frequency in
the range of 19.44 MHz to 52 MHz. The DCXO constitutes the
first PLL, which operates within a narrow frequency range
(±50 ppm) around the crystal resonant frequency. This PLL has
a loop bandwidth of approximately 180 Hz, providing initial jitter
cleanup of the input reference signal. The second stage is a fre-
quency multiplying PLL that translates the first stage output
frequency (in the range of 19.44 MHz to 104 MHz) up to
~3.7 GHz. This PLL incorporates an SDM-based fractional
feedback divider that enables fractional frequency multiplication.
Programmable integer dividers at the output of this second PLL
establish a final output frequency of up to 900 MHz.
It is important to understand that the architecture of the AD9551
produces an output frequency that is most likely not coherent
with the input reference frequency. The reason is that the input
and crystal frequencies typically are not harmonically related
and neither are the output and crystal frequencies. As a result,
there is generally no relationship between the phase of the input
and output signals.
The AD9551 includes reference signal processing blocks that
enable a smooth switching transition between two reference
inputs. This circuitry automatically detects the presence of the
reference input signals. If only one input is present, the device
uses it as the active reference. If both inputs are present, one
becomes the active reference and the other becomes the alter-
nate reference. The circuitry edge-aligns the backup reference
with the active reference. If the active reference fails, the circuitry
automatically switches to the backup reference (if available),
making it the new active reference. Meanwhile, if the failed
reference is once again available, it becomes the new backup
reference and is edge-aligned with the new active reference
(a precaution against failure of the new active reference).
If neither reference can be used, the AD9551 supports a holdover
mode. Note that the external crystal is necessary to provide the
switchover and holdover functionality. It is also the clock source
for the reference synchronization and monitoring functions.
The AD9551 relies on a single external capacitor for the output
PLL loop filter. With proper termination, the output is compatible
with LVPECL, LVDS, or CMOS logic levels, although the AD9551
is implemented in a strictly CMOS process.
The AD9551 operates over the extended industrial temperature
range of −40°C to +85°C.
FUNCTIONAL BLOCK DIAGRAM
19.44MHz MODE
P
F
D
VCO
P0
P1
N1
4/5
CHARGE
PUMP
SDM
N = 4N1 + N0
NA, MODA, FRACA
NB, MODB, FRACB
N, MOD, FRAC, P0, P1, P2
P2, P1, P0
N
TEST
MUX
fIF
fOUT1
LOCK
DETECT
LOOP
CONFIGURATION
DCXO
DIG.
LOOP
FILTER
P
F
D
REFERENCE
MONITOR
SAMPLE RATE
CONTROL
19.44MHz MODE
3
2
2
2
fOUT2 2
4
4
4
REGISTER BANK
PRECONFIGURED
DIVIDER VALUES
NA
SDMA
NB
SDMB
fREFA
fREFB
4 TO
11
1 TO
63
OUT1, OUT1
OUTPUT PLL
LOCKED
INPUT PLL
LOCKED
XTAL1 XTAL0
LF
REFA, REFA
REFB, REFB
A[3:0]
B[3:0]
Y[3:0]
SCLK, SDIO,
CS
OUT2, OUT2
1 TO
63
AD9551
3350MHz TO
4050MHz
P2
Figure 2.


Аналогичный номер детали - AD9551BCPZ-REEL7

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD9550 AD-AD9550 Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9550/PCBZ AD-AD9550/PCBZ Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9550BCPZ AD-AD9550BCPZ Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9550BCPZ-REEL7 AD-AD9550BCPZ-REEL7 Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9552 AD-AD9552 Datasheet
494Kb / 32P
   Oscillator Frequency Upconverter
Rev. C
More results

Аналогичное описание - AD9551BCPZ-REEL7

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD9557 AD-AD9557_16 Datasheet
1Mb / 95P
   Dual Input Multiservice Line Card Adaptive Clock Translator
logo
Xilinx, Inc
DS614 XILINX-DS614 Datasheet
289Kb / 9P
   Clock Generator
logo
ON Semiconductor
NB3N51044 ONSEMI-NB3N51044 Datasheet
135Kb / 13P
   Clock Generator
July, 2014 ??Rev. 1
logo
Integrated Device Techn...
5L35023 IDT-5L35023 Datasheet
547Kb / 38P
   Clock Generator
logo
Rohm
BU2280FV ROHM-BU2280FV Datasheet
272Kb / 6P
   Clock Generator
BU2360FV ROHM-BU2360FV Datasheet
270Kb / 6P
   Clock Generator
BU2394KN ROHM-BU2394KN Datasheet
278Kb / 6P
   Clock Generator
logo
Intel Corporation
P4201A INTEL-P4201A Datasheet
25Kb / 1P
   CLOCK GENERATOR
logo
Winbond
W83195BR-118 WINBOND-W83195BR-118 Datasheet
361Kb / 28P
   Clock Generator
logo
Fuji Electric
FW4560 FUJI-FW4560 Datasheet
308Kb / 2P
   Multiservice Provisioning Platform
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com