поискавой системы для электроныых деталей |
|
DAC5681 датащи(PDF) 9 Page - Texas Instruments |
|
|
DAC5681 датащи(HTML) 9 Page - Texas Instruments |
9 / 47 page ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS) DAC5681 www.ti.com ................................................................................................................................................. SLLS864A – AUGUST 2007 – REVISED JANUARY 2009 over recommended operating free-air temperature range, AVDD, IOVDD = 3.3V, CLKVDD, DVDD = 1.8V. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT LVDS INTERFACE: D[15:0]P/N, SYNCP/N, DCLKP/N (1) Logic high differential VA,B+ 175 mV input voltage threshold Logic low differential VA,B– –175 mV input voltage threshold VCOM1 Input Common Mode SYNCP/N, D[15:0]P/N only 1.0 V DCLKP/N only DVDD VCOM2 Input Common Mode V ÷2 ZT Internal termination SYNCP/N, D[15:0]P/N only 85 110 135 Ω LVDS Input CL 2 pF capacitance DCLKP/N: 0 to 125MHz (see Figure 20) DLL Setup_min 1100 tS, tH DCLK to Data Disabled, CONFIG5 DLL_bypass = 1, CONFIG10 ps Hold_min –600 = '00000000' Positive 1000 DCLKP/N = 150 MHz Negative –1800 Positive 800 DCLKP/N = 200 MHz Negative –1300 Positive 600 DCLKP/N = 250 MHz Negative –1000 Positive 450 DLL Enabled, DCLKP/N = 300 MHz Negative –800 tSKEW(A), CONFIG5 DLL_bypass = DCLK to Data Skew(2) ps tSKEW(B) 0, Positive 400 DCLKP/N = 350 MHz DDR format Negative –700 Positive 300 DCLKP/N = 400 MHz Negative –600 Positive 300 DCLKP/N = 450 MHz Negative –500 Positive 350 DCLKP/N = 500 MHz Negative –300 DLL Disabled, CONFIG5 DLL_bypass = 1, DDR format, 250 DCLKP frequency: <125 MHz Input data rate fDATA MSPS supported DLL Enabled, CONFIG5 DLL_bypass = 0, DDR format, 250 1000 DCLKP frequency: 125 to 500 MHz CONFIG10 = '11001101' = 0xCD 125-150 CONFIG10 = '11001110' = 0xCE 150-175 DLL Operating DLL Enabled, CONFIG5 Frequency (DCLKP/N DLL_bypass = 0, DDR CONFIG10 = '11001111' = 0xCF 175-200 MHz Frequency) format CONFIG10 = '11001000' = 0xC8 200-325 CONFIG10 = '11000000' = 0xC0 325-500 (1) See LVDS INPUTS section for terminology. (2) Positive skew: Clock ahead of data. Negative skew: Data ahead of clock. Copyright © 2007–2009, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Link(s): DAC5681 |
Аналогичный номер детали - DAC5681 |
|
Аналогичное описание - DAC5681 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |