поискавой системы для электроныых деталей |
|
LC11014-241 датащи(PDF) 5 Page - Sanyo Semicon Device |
|
LC11014-241 датащи(HTML) 5 Page - Sanyo Semicon Device |
5 / 13 page LC11014-241 No. 5578—5/13 SRD0 [7:0] 86 to 89, 92 to 95 I Input pins for red, green and blue gray-scale data. SRD07, SRD17, SGD07, SGD17, SBD07, SBD17 are the MSBs. SRD00, SRD10, SGD00, SGD10, SBD00, SBD10 are the LSBs. Input data 00H corresponds to minimum brightness, and FFH to maximum brightness. Note that correct gray-scale display does not occur when an input is set to either the minimum or maximum. If 2-pixel data is set on both S ×D0 and S ×D1, the display data on S×D0 is displayed first. In input/output modes 1 and 2, inputs SRD1[0:7], SGD1[0:7] and SBD1[0:7] should be tied high or low. SRD1 [7:0] 96 to 99, 101 to 104 I SGD0 [7:0] 105 to 107, 110 to 114 I SGD1 [7:0] 115 to 117, 119 to 123 I SBD0 [7:0] 124, 125, 128 to 133 I SBD1 [7:0] 134, 136 to 142 I SHSYNC 79 I Horizontal and vertical synchronization signal inputs. These are the sources for the HSYNC and VSYNC signals. They are also used to control data processing. Active-low signals. SVSYNC 80 I SHDEN 78 I Horizontal data valid-period signal input. Set this pin high during periods when the horizontal data is valid. If this signal is not used, tie it high and set the input data to 0 during the horizontal blanking period. SCTL 83 I LCD control signal input. Input control signal that must be matched to the data signal timing. This is the source for the CTL signal. If the CTL signal is not used, there is no internal signal processing of this input and hence there is no need to input the SCTL signal. CLKSEL 8 I CLKSEL is the dot clock output select pin. It is used to select the output mode of the dot clock signal output pin. In input/output modes 0 and 2: When CLKSEL is low, a signal with the opposite phase from SCLK is output from CLK. When CLKSEL is high, a signal with the same phase as SCLK is output from CLKB. In input/output mode 1: When CLKSEL is low, a signal with half the frequency of SCLK is output from CLK. When CLKSEL is high, a signal with the opposite phase from CLK is output from CLKB. CLK 66 O CLKB 69 O RD0 [0:5] 52 to 53, 56 to 59 O Red, green and blue gray-scale data output pins. RD05, RD15, GD05, GD15, BD05, BD15 are the MSBs. RD00, RD10, GD00, GD10, BD00, BD10 are the LSBs. If a 2-pixel data set is on ×D0 and ×D1, the data on ×D0 is displayed first. In input/output modes 1 and 2, outputs RD1[0:5], GD1[0:5] and BD1[0:5] are low. In 3-bit data output mode: RD03, RD13, GD03, GD13, BD03, BD13 are the LSBs. RD0[2:0], RD1[2:0], GD0[2:0], GD1[2:0], BD0[2:0], BD1[2:0] are low. In 4-bit data output mode: RD02, RD12, GD02, GD12, BD02, BD12 are the LSBs. RD0[1:0], RD1[1:0], GD0[1:0], GD1[1:0], BD0[1:0], BD1[1:0] are low. In 3-bit data output mode: RD01, RD11, GD01, GD11, BD01, BD11 are the LSBs. RD0[0], RD1[0], GD0[0], GD1[0], BD0[0], BD1[0] are low. RD1 [0:5] 44 to 47, 50, 51 O GD0 [0:5] 34, 35, 38 to 41 O GD1 [0:5] 26 to 28, 31 to 33 O BD0 [0:5] 17, 20 to 23, 25 O BD1 [0:5] 10, 11, 13 to 16 O HSYNC 62 O Vertical and horizontal synchronization signal outputs. To match the data signal timing, these outputs are delayed with respect to their input signals. In input/output mode 0, they are delayed by 8 SCLK cycles, and in input/output modes 1 and 2, they are delayed by 16 SCLK cycles. When PWRSV is high, these signals are output without being latched internally. VSYNC 63 O HDEN 64 O Horizontal data valid-period signal output.To match the data signal timing, this output is delayed with respect to the input signal. In input/output mode 0, they are delayed by 8 SCLK cycles, and in input/output modes 1 and 2, they are delayed by 16 SCLK cycles. When PWRSV is high, this signal is output without being latched internally. CTL 70 O LCD control signal output. To match the data signal timing, this output is delayed with respect to the SCTL input signal. In input/output mode 0, they are delayed by 8 SCLK cycles, and in input/output modes 1 and 2, they are delayed by 16 SCLK cycles. When PWRSV is high, this signal is output without being latched internally. PWRSV 84 I Power-save control input. When this input goes high, the internal clock stops and the LSI enters power- save mode. Output data are held high. VSYNC, HSYNC, HDEN and CTL control signals, and either CLK or CLKB are output without being latched internally. Tie low or leave open for normal operation. BYPASS 85 I Gray-scale processing bypass pin. When high, the input signals are latched and output without change. When a high-level input on this pin is sampled on the falling edge of SCLK: in input/output mode 0, output is delayed by 8 SCLK cycles, and in input/output modes 1 and 2, output is delayed by 16 SCLK cycles. TEST [0:3] 4 to 7 I Test pins [0:3]; left open for normal operation NC 71 – Must be left open. Symbol Pin No. I/O Function |
Аналогичный номер детали - LC11014-241 |
|
Аналогичное описание - LC11014-241 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |