поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GS1522-CQR датащи(PDF) 11 Page - Gennum Corporation

номер детали GS1522-CQR
подробное описание детали  HDTV Serial Digital Serializer
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  GENNUM [Gennum Corporation]
домашняя страница  http://www.gennum.com
Logo GENNUM - Gennum Corporation

GS1522-CQR датащи(HTML) 11 Page - Gennum Corporation

Back Button GS1522-CQR Datasheet HTML 7Page - Gennum Corporation GS1522-CQR Datasheet HTML 8Page - Gennum Corporation GS1522-CQR Datasheet HTML 9Page - Gennum Corporation GS1522-CQR Datasheet HTML 10Page - Gennum Corporation GS1522-CQR Datasheet HTML 11Page - Gennum Corporation GS1522-CQR Datasheet HTML 12Page - Gennum Corporation GS1522-CQR Datasheet HTML 13Page - Gennum Corporation GS1522-CQR Datasheet HTML 14Page - Gennum Corporation GS1522-CQR Datasheet HTML 15Page - Gennum Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
GENNUM CORPORATION
522 - 26 - 03
11 of 20
The GO1515 is a very clean frequency source and,
because of the internal high Q resonator, is an order of
magnitude more immune to external noise as compared to
on-chip VCOs.
The VCO gain, Kƒ, is nominally 16MHz/V. The control
voltage around the average LFA voltage is 500 x
Ι
P/2. This
produces
two
frequencies
off
from
the
centre
by
ƒ = Kƒ x 500 x
Ι
P/2.
5.4. Phase Lock Loop Frequency Synthesis
The GS1522 requires the HDTV parallel clock (74.25 or
74.25/1.001MHz) to synthesize a serial clock which is 20
times the parallel clock frequency (1.485MHz) using a
phase locked loop (PLL). This serial clock is then used to
strobe the output serial data. Figure 16 illustrates this
operation. The VCO is normally free-running at a frequency
close to the serial data rate. A divide-by-20 circuit converts
the free running serial clock frequency to approximately that
of the parallel clock. Within the phase detector, the divided-
by-20 serial clock is then compared to the reference
parallel clock from the PCLK_IN pin (2). Based on the
leading or lagging alignment of the divided clock to the
input reference clock, the serial data output is synchronized
to the incoming parallel clock.
Fig. 16 Phase Lock Loop Frequency Synthesis
5.5. Lock Logic
Logic is used to produce the PLL_LOCK (15) signal which
is based on the LFS signal and phase lock signal. When
there is no data input, the integrator charges and eventually
saturates at either end. By sensing the saturation of the
integrator, it is determined that no data is present. If there is
no data present or phase lock is low, the lock signal is
made LOW. Logic signals are used to acquire the
frequency by sweeping the integrator. Injecting a current
into the summing node of the integrator achieves the
sweep. The sweep is disabled when phase lock is
asserted. The direction of the sweep is changed when LFS
saturates at either end.
6. LBCONT
The LBCONT pin (91) is used to adjust the loop bandwidth
by externally changing the internal charge pump current.
For maximum loop bandwidth, connect LBCONT to the
most positive power supply. For medium loop bandwidth,
connect LBCONT through a pull-up resistor (RPULL-UP). For
low loop bandwidth, leave LBCONT floating. The formula
below shows the change in the loop bandwidth using
RPULL-UP.
where LBWNOMINAL is the loop bandwidth when LBCONT is
left floating.
7. LOOP BANDWIDTH OPTIMIZATION
Since the feed back loop has only digital circuits, the small
signal analysis does not apply to the system. The effective
loop bandwidth scales with the amount of input jitter
modulation index. The following table summarizes the
relationship between input jitter modulation index and
bandwidth when RCP1 and CCP3 are not used. See the
Typical Application Circuit for the location of RCP1 and CCP3.
The product of the input jitter modulation (IJM) and the
bandwidth (BW) is a constant. In this case, it is 282.9kHzUI.
The loop bandwidth automatically reduces with increasing
input jitter, which results in the cleanest signal possible.
Using a series combination of RCP1 and CCP3 in parallel to
an on-chip resistor (see the Typical Application Circuit) can
reduce the loop bandwidth of the GS1522. The parallel
combination of the resistors is directly proportional to the
bandwidth factor. For example, the on-chip 500
Ω resistor
yields 282.9kHzUI. If a 50
Ω resistor is connected in parallel,
the effective resistance will be (50:500) 45.45
Ω. This
resistance yields a bandwidth factor of
[282.9 x (45.45/500)] = 25.72kHzUI
The capacitance CCP3 in series with the RCP1 should be
chosen such that the RC factor is 50µF. For example,
RCP1=50Ω requires CCP3=1µF.
PCLK_IN
PHASE
DETECTOR
DIVIDE-BY-20
GO1515
VCO
GS1522 PLL
TABLE 1: Relationship Between Input Jitter Modulation Index and
Bandwidth
INPUT JITTER
MODULATION
INDEX
BANDWIDTH
BW JITTER FACTOR
(jitter modulation x BW)
0.05
5.657MHz
282.9kHzUI
0.10
2.828MHz
282.9kHzUI
0.20
1.414MHz
282.9kHzUI
0.50
565.7kHz
282.9kHzUI
LBW
LBW
NOMINAL
25k
Ω R
PULL
UP
+
()
5k
Ω R
PULL
UP
+
()
------------------------------------------------------
×
=


Аналогичный номер детали - GS1522-CQR

производительномер деталидатащиподробное описание детали
logo
Gennum Corporation
GS1522-CQR GENNUM-GS1522-CQR Datasheet
414Kb / 20P
   HDTV Serial Digital Serializer
More results

Аналогичное описание - GS1522-CQR

производительномер деталидатащиподробное описание детали
logo
Gennum Corporation
GS1522 GENNUM-GS1522 Datasheet
414Kb / 20P
   HDTV Serial Digital Serializer
GS1510 GENNUM-GS1510 Datasheet
106Kb / 11P
   HDTV Serial Digital Deformatter
GS1515 GENNUM-GS1515 Datasheet
336Kb / 17P
   HDTV Serial Digital Reclocker
GS1545 GENNUM-GS1545_04 Datasheet
279Kb / 19P
   HDTV Serial Digital Equalizing Receiver
GS1545 GENNUM-GS1545 Datasheet
198Kb / 19P
   HDTV Serial Digital Equalizing Receiver
GS1540 GENNUM-GS1540_04 Datasheet
238Kb / 17P
   HDTV Serial Digital Non-Equalizing Receiver
GS1540 GENNUM-GS1540 Datasheet
180Kb / 16P
   HDTV Serial Digital Non-Equalizing Receiver
GS1500 GENNUM-GS1500 Datasheet
146Kb / 17P
   HDTV Serial Digital Deformatter with ANC FIFOs
GS1501 GENNUM-GS1501 Datasheet
184Kb / 15P
   HDTV Serial Digital Formatter with ANC FIFOs
GS1511 GENNUM-GS1511 Datasheet
131Kb / 9P
   HD-LINX -TM GS1511 HDTV Serial Digital Formatter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com