ES_LPC435X_3X_2X_1X

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

Errata sheet

Rev. 2 — 20 October 2012

3 of 11

NXP Semiconductors

ES_LPC435x/3x/2x/1x

Errata sheet LPC435x/3x/2x/1x

1.

Product identification

The LPC435x/3x/2x/1x devices (hereafter referred to as ‘LPC43xx’) typically have the

following top-side marking:

LPC43xxxxxxxx

xxxxxxxx

xxxYYWWxR[x]

The last/second to last letter in the last line (field ‘R’) will identify the device revision. This

Errata Sheet covers the following revisions of the LPC43xx:

Field ‘YY’ states the year the device was manufactured. Field ‘WW’ states the week the

device was manufactured during that year.

2.

Errata overview

Table 1.

Device revision table

Revision identifier (R)

Revision description

‘-’

Initial device revision

Table 2.

Functional problems table

Functional

problems

Short description

Revision identifier

Detailed description

C_CAN.1

Writes to CAN registers write through to other

peripherals

‘-’

Section 3.1

EEPROM.1

Limited EEPROM retention and endurance

‘-’ (with date code

<1242)

Section 3.2

MCPWM.1

MCPWM abort pin not functional

‘-’

Section 3.3

PMC.1

PMC.x power management controller fails to wake up

from deep sleep, power down, or deep power down

‘-’

Section 3.4

Table 3.

AC/DC deviations table

AC/DC

deviations

Short description

Product version(s)

Detailed description

IBAT.1

VBAT supply current higher than expected

‘-’

Section 4.1

IRC.1

IRC frequency variation higher than expected

‘-’

Section 4.2

PWR.1

Higher than expected IO current

‘-’

Section 4.3

Table 4.

Errata notes table

Errata notes

Short description

Revision identifier

Detailed description

n/a

n/a

n/a

n/a