поискавой системы для электроныых деталей |
|
AD1833 датащи(PDF) 9 Page - Analog Devices |
|
AD1833 датащи(HTML) 9 Page - Analog Devices |
9 / 20 page REV. 0 AD1833 –9– DAC CONTROL REGISTER I De-Emphasis The AD1833 has a built-in de-emphasis filter that can be used to decode CDs that have been encoded with the standard “Redbook” 50 µs/15 µs emphasis response curve. Three curves are available; one each for 32 kHz, 44.1 kHz, and 48 kHz sam- pling rates. The filters may be selected by writing to Control Bits 9 and 8 in DAC Control Register I, see Table III. Table III. De-Emphasis Settings Bit 9 Bit 8 De-Emphasis 0 0 Disabled 0 1 44.1 kHz 1 0 32 kHz 1 1 48 kHz Data Serial Interface Mode The AD1833’s serial data interface is designed to accept data in a wide range of popular formats including I 2S, right justified (RJ), left justified (LJ) and flexible DSP modes. The L/ RCLK pin acts as the word clock (or Frame Sync) to indicate sample interval boundaries. The BCLK defines the serial data rate while the data is input on the SDIN1-3 pins. The serial mode settings may be selected by writing to Control Bits 7 through 5 in DAC Control Register I, see Table IV. Table IV. Data Serial Interface Mode Settings Bit 7 Bit 6 Bit 5 Serial Mode 00 0 I 2S 0 0 1 Right Justify 0 1 0 DSP 0 1 1 Left Justify 1 0 0 Packed Mode 1 (256) 1 0 1 Packed Mode 2 (128) 1 1 0 AUX Mode 1 1 1 Reserved DAC Word Width The AD1833 will accept input data in three separate word- lengths—16, 20, and 24 bits. The word-length may be selected by writing to Control Bits 4 and 3 in DAC Control Register I, see Table V. Table V. Word Length Settings Bit 4 Bit 3 Word Length 0 0 24 Bits 0 1 20 Bits 1 0 16 Bits 1 1 Reserved Power-Down Control The AD1833 can be powered down by writing to Control Bit 2 in DAC Control Register I, see Table VI. The power-down/ reset bit is not latched when the CLATCH is brought high to latch the entire word, but only after the following low-to-high CLATCH transition. Therefore, to put the part in power-down, or to bring it back up from power-down, the command should be written twice. Table VI. Power-Down Control Bit 2 Power-Down Setting 0 Normal Operation 1 Power-Down Mode Interpolator Mode The AD1833’s DAC interpolators can be operated in one of three modes—8 ×, 4×, or 2× corresponding with 48 kHz, 96 kHz, and 192 kHz modes respectively. The Interpolator Mode may be selected by writing to Control Bits 1 and 0 in DAC Control Register I, see Table VII. Table VII. Interpolator Mode Settings Bit 1 Bit 0 Interpolator Mode 00 8 × (48 kHz) 01 2 × (192 kHz) 10 4 × (96 kHz) 1 1 Reserved Table II. DAC Control I Function Data Word Power-Down Interpolator Address Reserved * De-Emphasis Serial Mode Width RESET Mode 15–12 11 10 9–8 7–5 4–3 2 1–0 0000 0 0 00 = None 000 = I2S 00 = 24 Bits 0 = Normal 00 = 8 × (48 kHz) 01 = 44.1 kHz 001 = RJ 01 = 20 Bits 1 = PWRDWN 01 = 2 × (192 kHz) 10 = 32.0 kHz 010 = DSP 10 = 16 Bits 10 = 4 × (96 kHz) 11 = 48.0 kHz 011 = LJ 11 = Reserved 11 = Reserved 100 = Pack Mode 1 (256) 101 = Pack Mode 2 (128) 110 = AUX Mode 111 = Reserved *Must be programmed to zero. |
Аналогичный номер детали - AD1833 |
|
Аналогичное описание - AD1833 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |