поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD5315ARM датащи(PDF) 4 Page - Analog Devices

номер детали AD5315ARM
подробное описание детали  2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD5315ARM датащи(HTML) 4 Page - Analog Devices

  AD5315ARM Datasheet HTML 1Page - Analog Devices AD5315ARM Datasheet HTML 2Page - Analog Devices AD5315ARM Datasheet HTML 3Page - Analog Devices AD5315ARM Datasheet HTML 4Page - Analog Devices AD5315ARM Datasheet HTML 5Page - Analog Devices AD5315ARM Datasheet HTML 6Page - Analog Devices AD5315ARM Datasheet HTML 7Page - Analog Devices AD5315ARM Datasheet HTML 8Page - Analog Devices AD5315ARM Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
REV. F
–4–
AD5305/AD5315/AD5325
TIMING CHARACTERISTICS1, 2 (V
DD = 2.5 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.)
Limit at TMIN, TMAX
Parameter
(A, B Version)
Unit
Conditions/Comments
fSCL
400
kHz max
SCL Clock Frequency
t1
2.5
µs min
SCL Cycle Time
t2
0.6
µs min
tHIGH, SCL High Time
t3
1.3
µs min
tLOW, SCL Low Time
t4
0.6
µs min
tHD,STA, Start/Repeated Start Condition Hold Time
t5
100
ns min
tSU,DAT, Data Setup Time
t6
3
0.9
µs max
tHD,DAT, Data Hold Time
0
µs min
tHD,DAT, Data Hold Time
t7
0.6
µs min
tSU,STA, Setup Time for Repeated Start
t8
0.6
µs min
tSU,STO, Stop Condition Setup Time
t9
1.3
µs min
tBUF, Bus Free Time between a STOP and a START Condition
t10
300
ns max
tR, Rise Time of SCL and SDA when Receiving
0
ns min
tR, Rise Time of SCL and SDA when Receiving (CMOS Compatible)
t11
250
ns max
tF, Fall Time of SDA when Transmitting
0
ns min
tF, Fall Time of SDA when Receiving (CMOS Compatible)
300
ns max
tF, Fall Time of SCL and SDA when Receiving
20 + 0.1CB
4
ns min
tF, Fall Time of SCL and SDA when Transmitting
CB
400
pF max
Capacitive Load for Each Bus Line
NOTES
1See Figure 1.
2Guaranteed by design and characterization; not production tested.
3A master device must provide a hold time of at least 300 ns for the SDA signal (referred to V
IH min of the SCL signal) in order to bridge the undefined region of
SCL’s falling edge.
4C
B is the total capacitance of one bus line in pF. t R and tF measured between 0.3 VDD and 0.7 VDD.
Specifications subject to change without notice.
SCL
SDA
START
CONDITION
t9
t3
t4
t6
t2
t5
t7
t8
t1
t4
t11
t10
REPEATED
START
CONDITION
STOP
CONDITION
Figure 1. 2-Wire Serial Interface Timing Diagram


Аналогичный номер детали - AD5315ARM

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD5315ARM AD-AD5315ARM Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5315ARM AD-AD5315ARM Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface
Rev. G
AD5315ARM AD-AD5315ARM Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5315ARM-REEL7 AD-AD5315ARM-REEL7 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5315ARM-REEL7 AD-AD5315ARM-REEL7 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface
Rev. G
More results

Аналогичное описание - AD5315ARM

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD5334 AD-AD5334 Datasheet
324Kb / 20P
   2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5301 AD-AD5301 Datasheet
178Kb / 15P
   2.5 V to 5.5 V, 120 uA, 2-Wire Interface, Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5325 AD-AD5325_15 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5315BRMZ AD-AD5315BRMZ Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5315 AD-AD5315_15 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5305ARM AD-AD5305ARM Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 A, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
Rev. G
AD5337 AD-AD5337 Datasheet
654Kb / 24P
   2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs
REV. A
AD5344BRUZ AD-AD5344BRUZ Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500 A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5336BRUZ AD-AD5336BRUZ Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500 A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5334 AD-AD5334_15 Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com