поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD7878SE датащи(PDF) 10 Page - Analog Devices

номер детали AD7878SE
подробное описание детали  LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD7878SE датащи(HTML) 10 Page - Analog Devices

Back Button AD7878SE Datasheet HTML 6Page - Analog Devices AD7878SE Datasheet HTML 7Page - Analog Devices AD7878SE Datasheet HTML 8Page - Analog Devices AD7878SE Datasheet HTML 9Page - Analog Devices AD7878SE Datasheet HTML 10Page - Analog Devices AD7878SE Datasheet HTML 11Page - Analog Devices AD7878SE Datasheet HTML 12Page - Analog Devices AD7878SE Datasheet HTML 13Page - Analog Devices AD7878SE Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
AD7878
–10–
REV. A
CONVERSION TIMING
The track-and-hold on the AD7878 goes from track-to-hold
mode on the rising edge of
CONVST, and the value of V
IN at
this point is the value which will be converted. However, the
conversion actually sorts on the next rising edge of CLK IN
after
CONVST goes high. If CONVST goes high within ap-
proximately 30 ns prior to a rising edge of CLK IN, that CLK
IN edge will not be seen as the first CLK IN edge of the con-
version process, and conversion will not actually start until one
CLK IN cycle later. As a result, the conversion time (from
CONVST to FIFO update) will vary by one clock cycle de-
pending on the relationship between
CONVST and CLK IN.
A conversion cycle normally consists of 56 CLK IN cycles
(assuming no read/write operations) which corresponds to a 7
As conversion time. If
CONVST goes high within 30 ns prior
to a rising edge of CLK IN, the conversion time will consist of
57 CLK IN cycles, i.e., 7.125
µs. This effect does not cause
track/hold jitter.
INTERNAL REFERENCE
The AD7878 has an on-chip temperature compensated buried
Zener reference (see Figure 14) that is factory trimmed to 3 V
± 1%. Internally, it provides both the DAC reference and the
dc bias required for bipolar operation. The reference output is
available (REF OUT) and is capable of providing up to 500
µA
to an external load.
Figure 14. AD7878 Reference Circuit
The maximum recommended capacitance on REF OUT for
normal operation is 50 pF. If the reference is required for use
external to the AD7878, it should be decoupled with a
200
Ω resistor in series with a parallel combination of a 10 µF
tantalum capacitor and a 0.1
µF ceramic capacitor. These
decoupling components are required to remove voltage spikes
caused by the internal operation of the AD7878.
TRACK-AND-HOLD AMPLIFIER
The track-and-hold amplifier on the analog input of the
AD7878 allows the ADC to accurately convert an input sine
wave of 6 V peak-peak amplitude to 12-bit accuracy. The input
bandwidth of the track/hold amplifier is much greater than the
Nyquist rate of the ADC even when operated at its minimum
conversion time. The 0.1 dB cutoff frequency occurs typically
at 500 kHz. The track/hold amplifier acquires an input signal to
12-bit accuracy in less than 2
µs.
The operation of the track/hold amplifier is transparent to the
user. The track/hold amplifier goes from its tracking mode to
its hold mode at the start of conversion on the rising edge of
CONVST and returns to track mode at the end of conversion.
ANALOG INPUT
Figure 15 shows the AD7878 analog input. The analog input
range is
±3 V into an input resistance of typically 15 kΩ. The
designed code transitions occur midway between successive
integer LSB values (i.e., 1/2 LSB, 3/2 LSBs, 5/2 LSBs . . . .
FS–3/2 LSBs). The output code is 2s complement binary with
1 LSB = FS/4096 = 6 V/4096 = 1.46 mV. The ideal input/
output transfer function is shown in Figure 16.
Figure 15. AD7878 Analog Input
Figure 16. Input/Output Transfer Function
OFFSET AND FULL-SCALE ADJUSTMENT
In most Digital Signal Processing (DSP) applications offset and
full-scale error have little or no effect on system performance.
Offset error can always be eliminated in the analog domain by
ac coupling. Full-scale error effect is linear and does not cause
problems as long as the input signal is within the full dynamic
range of the ADC. Some applications may require that the input
signal span the full analog input dynamic range and, accord-
ingly, offset and full-scale error will have to be adjusted to zero.
Where adjustment is required, offset must be adjusted before
full-scale error. This is achieved by trimming the offset of the
op amp driving the analog input of the AD7878 while the input
voltage is 1/2 LSB below ground. The trim procedure is as
follows: apply a voltage of –0.73 mV (–1/2 LSB) at V1 and
adjust the op amp offset voltage until the ADC output code
flickers between 1111 1111 1111 and 0000 0000 0000.
Gain error can be adjusted at either the first code transition
(ADC negative full scale) or the last code transition (ADC
positive full scale). The trim procedures for both cases are as
follows:


Аналогичный номер детали - AD7878SE

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD7878SE AD-AD7878SE Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
More results

Аналогичное описание - AD7878SE

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD7878 AD-AD7878_17 Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
AD7870A AD-AD7870A Datasheet
250Kb / 12P
   LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7870 AD-AD7870 Datasheet
331Kb / 20P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. B
AD7875KNZ AD-AD7875KNZ Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870A AD-AD7870A_15 Datasheet
256Kb / 12P
   LC MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7886 AD-AD7886 Datasheet
400Kb / 16P
   LC2MOS 12-Bit, 750 kHz/1 MHz, Sampling ADC
REV. B
AD7572 AD-AD7572 Datasheet
694Kb / 8P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572A AD-AD7572A Datasheet
816Kb / 12P
   LC2MOS COMPLETE, HIGH SPEED 12-BIT ADC
REV. A
AD7572AANZ10 AD-AD7572AANZ10 Datasheet
819Kb / 12P
   LC2MOS COMPLETE,HIGH SPEED 12-BIT ADC
REV. A
AD7883 AD-AD7883 Datasheet
349Kb / 12P
   LC2MOS 12-Bit, 3.3 V Sampling ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com