поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CA16 датащи(PDF) 10 Page - Agere Systems

номер детали CA16
подробное описание детали  CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AGERE [Agere Systems]
домашняя страница  
Logo AGERE - Agere Systems

CA16 датащи(HTML) 10 Page - Agere Systems

Back Button CA16 Datasheet HTML 6Page - Agere Systems CA16 Datasheet HTML 7Page - Agere Systems CA16 Datasheet HTML 8Page - Agere Systems CA16 Datasheet HTML 9Page - Agere Systems CA16 Datasheet HTML 10Page - Agere Systems CA16 Datasheet HTML 11Page - Agere Systems CA16 Datasheet HTML 12Page - Agere Systems CA16 Datasheet HTML 13Page - Agere Systems CA16 Datasheet HTML 14Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 30 page
background image
10
Agere Systems Inc.
CA16-Type 2.5 Gbits/s DWDM Transponder with
Advance Data Sheet
16-Channel 155 Mbits/s Multiplexer/Demultiplexer
March 2001
Pin Descriptions (continued)
* Future versions of the cooled transponder will not support the frame-detect function.
Table 2. CA16-Type Transponder Input Pin Descriptions
Pin Name
Pin Description
TxD[0:15]P
TxD[0:15]N
16-Bit Differential LVPECL Parallel Input Data Bus. TxD15P/N is the most significant bit of the
input word and is the first bit serialized. TxD00P/N is the least significant bit of the input word and
is the last bit serialized. TxD[0:15]P/N is sampled on the rising edge of PICLK.
PICLKP
PICLKN
Differential LVPECL Parallel Input Clock. A 155 MHz nominally 50% duty cycle input clock to
which TxD[0:15]P/N is aligned. The rising edge of PICLK transfers the data on the 16 TxD inputs
into the holding register of the parallel-to-serial converter.
TxREFCLKP
TxREFCLKN
Differential LVPECL Low Jitter 155.520 MHz Input Reference Clock. This input is used as the
reference for the internal clock frequency synthesizer, which generates the 2.5 GHz bit rate clock
used to shift data out of the parallel-to-serial converter and also for the byte-rate clock, which
transfers the 16-bit parallel input data from the input holding register into the parallel-to-serial shift
register. Input is internally terminated and biased. See discussion on timing interface, page 18.
TxDIS
Transmitter Disable Input. A logic high on this input pin shuts off the transmitter’s laser so that
there is no optical output.
WS
Wavelength Select. When this input is a logic 0 or left floating, the output wavelength will be the
nominal wavelength (at 25 °C); when it is a logic 1, the wavelength will increase by approximately
0.8 nm (100 GHz frequency decrease).
DLOOP
Diagnostic Loopback Enable (LVTTL). When the DLOOP input is low, the 2.5 Gbits/s serial data
stream from the parallel-to-serial converter is looped back internally to the serial-to-parallel con-
verter along with an internally generated bit synchronous serial clock. The received serial data
path from the optical receiver is disabled.
LLOOP
Line Loopback Enable (LVTTL). When LLOOP is low, the 2.5 Gbits/s serial data and recovered
clock from the optical receiver are looped directly back to the optical transmitter. The multiplexed
serial data from the parallel-to-serial converter is ignored.
PHINIT
Phase Initialization (Single-Ended LVPECL). This input is used to align the internal elastic store
(FIFO). A rising edge on PHINIT will realign the internal timing (see FIFO discussion, pages 12
and 18).
FRAMEN*
Frame Enable Input (LVTTL). Enables the frame detection circuitry to detect A1, A2 byte align-
ment and to lock to a word boundary. The CA16 transponder will continually perform frame acqui-
sition as long as FRAMEN is held high. When this input is low, the frame-detection circuitry is
disabled. Frame-detection process is initiated by rising edge of out-of-frame pulse.
OOF*
Out of Frame (LVTTL). This input indicator is typically generated by external SONET/SDH over-
head monitor circuitry in response to a state in which the frame boundaries of the received
SONET/SDH signal are unknown, i.e., after system reset or loss of synchronization. The rising
edge of the OOF input initiates the frame detection function if FRAMEN is high. The FP output
goes high when the frame boundary is detected in the incoming serial data stream from the opti-
cal receiver.
RESET
Master Reset (LVTTL). Reset input for the multiplexer and demultiplexer. A logic low on this input
clears all buffers and registers. During RESET, POCLK and PCLK do not toggle.


Аналогичный номер детали - CA16

производительномер деталидатащиподробное описание детали
logo
Tyco Electronics
CA16-2 MACOM-CA16-2 Datasheet
357Kb / 2P
   Cascadable Amplifier 10 to 1200 MHz
logo
Ledil, Inc.
CA16015 LEDIL-CA16015 Datasheet
6Mb / 4P
   Type II/III (Long) beam for very wide pole to pole distances.
CA16031 LEDIL-CA16031 Datasheet
2Mb / 4P
   Beam for area and street lighting such as parks and pedestrian walkways
CA16127 LEDIL-CA16127 Datasheet
1Mb / 19P
   OLGA Assembly
CA16127 LEDIL-CA16127 Datasheet
6Mb / 9P
   ~11째 spot beam beam. Assembly with holder and installation tape.
More results

Аналогичное описание - CA16

производительномер деталидатащиподробное описание детали
logo
Agere Systems
TA16 AGERE-TA16 Datasheet
476Kb / 28P
   TA16-Type 2.5 Gbits/s Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer
TTRN012G5 AGERE-TTRN012G5 Datasheet
394Kb / 22P
   TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer
TRCV012G5 AGERE-TRCV012G5 Datasheet
500Kb / 28P
   TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer
ORLI10G AGERE-ORLI10G Datasheet
1Mb / 72P
   Quad 2.5 Gbits/s 10 Gbits/s, and 12.5 Gbits/s Line Interface FPSC
logo
Emcore Corporation
MDM-7001D EMCORE-MDM-7001D Datasheet
60Kb / 1P
   DWDM Multiplexer/Demultiplexer
logo
NXP Semiconductors
TZA3047A PHILIPS-TZA3047A Datasheet
135Kb / 28P
   30 Mbits/s up to 1.25 Gbits/s laser drivers
2003 Jun 05
TZA3014 PHILIPS-TZA3014 Datasheet
162Kb / 28P
   2.5 Gbits/s postamplifier with level detector
2001 Jun 25
logo
Agere Systems
TMXF84622 AGERE-TMXF84622 Datasheet
902Kb / 62P
   TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper
logo
Vitesse Semiconductor C...
VSC8061FI VITESSE-VSC8061FI Datasheet
684Kb / 20P
   2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
logo
JDS Uniphase Corporatio...
MDX-13MX2001A JDSU-MDX-13MX2001A Datasheet
140Kb / 3P
   13 Channel DWDM Multiplexer/Demultiplexer (Mux/Demux)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com