поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DM74LS73A датащи(PDF) 2 Page - Fairchild Semiconductor

номер детали DM74LS73A
подробное описание детали  Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FAIRCHILD [Fairchild Semiconductor]
домашняя страница  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

DM74LS73A датащи(HTML) 2 Page - Fairchild Semiconductor

  DM74LS73A Datasheet HTML 1Page - Fairchild Semiconductor DM74LS73A Datasheet HTML 2Page - Fairchild Semiconductor DM74LS73A Datasheet HTML 3Page - Fairchild Semiconductor DM74LS73A Datasheet HTML 4Page - Fairchild Semiconductor DM74LS73A Datasheet HTML 5Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 5 page
background image
www.fairchildsemi.com
2
Absolute Maximum Ratings(Note 1)
Note 1: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Note 2: CL = 15 pF, RL = 2 kΩ, TA = 25°C and VCC = 5V.
Note 3: CL = 50 pF, RL = 2 kΩ, TA = 25°C and VCC = 5V.
Note 4: The symbol (
↓) indicates the falling edge of the clock pulse is used for reference.
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range
0
°C to +70°C
Storage Temperature Range
−65°C to +150°C
Symbol
Parameter
Min
Nom
Max
Units
VCC
Supply Voltage
4.75
5
5.25
V
VIH
HIGH Level Input Voltage
2
V
VIL
LOW Level Input Voltage
0.8
V
IOH
HIGH Level Output Current
−0.4
mA
IOL
LOW Level Output Current
8
mA
fCLK
Clock Frequency (Note 2)
0
30
MHz
fCLK
Clock Frequency (Note 3)
0
25
MHz
tW
Pulse Width
Clock HIGH
20
(Note 2)
Preset LOW
25
ns
Clear LOW
25
tW
Pulse Width
Clock HIGH
25
(Note 3)
Preset LOW
30
ns
Clear LOW
30
tSU
Setup Time (Note 2)(Note 4)
20
ns
tSU
Setup Time (Note 3)(Note 4)
25
ns
tH
Hold Time (Note 2)(Note 4)
0
ns
tH
Hold Time (Note 3)(Note 4)
5
ns
TA
Free Air Operating Temperature
0
70
°C


Аналогичный номер детали - DM74LS73A

производительномер деталидатащиподробное описание детали
logo
National Semiconductor ...
DM74LS73A NSC-DM74LS73A Datasheet
91Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM74LS73A NSC-DM74LS73A Datasheet
121Kb / 6P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM74LS73AM NSC-DM74LS73AM Datasheet
91Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM74LS73AM NSC-DM74LS73AM Datasheet
121Kb / 6P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM74LS73AN NSC-DM74LS73AN Datasheet
91Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
More results

Аналогичное описание - DM74LS73A

производительномер деталидатащиподробное описание детали
logo
National Semiconductor ...
DM54LS107A NSC-DM54LS107A Datasheet
119Kb / 6P
   Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM54LS73A NSC-DM54LS73A Datasheet
91Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM54LS73A NSC-DM54LS73A_89 Datasheet
121Kb / 6P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
Fairchild Semiconductor
DM7473 FAIRCHILD-DM7473 Datasheet
39Kb / 3P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
National Semiconductor ...
DM54107 NSC-DM54107 Datasheet
78Kb / 3P
   DUAL MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM54L73 NSC-DM54L73 Datasheet
88Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
Fairchild Semiconductor
DM74LS112A FAIRCHILD-DM74LS112A Datasheet
52Kb / 5P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 FAIRCHILD-DM74S112 Datasheet
43Kb / 4P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM7476 FAIRCHILD-DM7476_01 Datasheet
47Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
DM7476 FAIRCHILD-DM7476 Datasheet
41Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
More results


Html Pages

1 2 3 4 5


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com