поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TL16C554AIPN датащи(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
номер детали TL16C554AIPN
подробное описание детали  ASYNCHRONOUS-COMMUNICATIONS ELEMENT
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

TL16C554AIPN датащи(HTML) 6 Page - Texas Instruments

Back Button TL16C554AIPN Datasheet HTML 2Page - Texas Instruments TL16C554AIPN Datasheet HTML 3Page - Texas Instruments TL16C554AIPN Datasheet HTML 4Page - Texas Instruments TL16C554AIPN Datasheet HTML 5Page - Texas Instruments TL16C554AIPN Datasheet HTML 6Page - Texas Instruments TL16C554AIPN Datasheet HTML 7Page - Texas Instruments TL16C554AIPN Datasheet HTML 8Page - Texas Instruments TL16C554AIPN Datasheet HTML 9Page - Texas Instruments TL16C554AIPN Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 46 page
background image
TL16C554A, TL16C554AI
ASYNCHRONOUS-COMMUNICATIONS ELEMENT
SLLS509E − AUGUST 2001 − REVISED JUNE 2010
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
NAME
FN
NO.
PM
NO.
PN
NO.
I/O
DESCRIPTION
A0
A1
A2
34
33
32
22,
23,
24
48
47
46
I
Register select terminals. A0, A1, and A2 are three inputs used during read and write
operations to select the ACE register to read or write.
CSA, CSB,
CSC, CSD
16, 20,
50, 54
7, 11,
38, 42
28, 33,
68, 73
I
Chip select. Each chip select (CSx) enables read and write operations to its respective
channel.
CTSA, CTSB,
CTSC, CTSD
11, 25,
45, 59
2, 16,
33, 47
23, 38,
63, 78
I
Clear to send. CTS is a modem status signal. Its condition can be checked by reading bit
4 (CTS) of the modem-status register. Bit 0 (
ΔCTS) of the modem-status register indicates
that CTS has changed state since the last read from the modem-status register. If the
modem-status interrupt is enabled when CTS changes levels and the auto-CTS mode is
not enabled, an interrupt is generated. CTS is also used in the auto-CTS mode to control
the transmitter.
D7 − D0
66 − 68
1− 5
53−60
15−11,
9−7
I/O
Data bus. Eight data lines with 3-state outputs provide a bidirectional path for data, control,
and status information between the TL16C554A and the CPU. D0 is the least-significant
bit (LSB).
DCDA, DCDB,
DCDC, DCDD
9, 27,
43, 61
18, 31,
49, 64
19,42,
59, 2
I
Data carrier detect. A low on DCDx indicates the carrier has been detected by the modem.
The condition of this signal is checked by reading bit 7 of the modem-status register.
DSRA, DSRB,
DSRC, DSRD
10, 26,
44, 60
1, 17,
32, 48
22, 39,
62, 79
I
Data set ready. DSRx is a modem-status signal. Its condition can be checked by reading
bit 5 (DSR) of the modem-status register. DSR has no effect on the transmit or receive
operation.
DTRA, DTRB,
DTRC, DTRD
12, 24,
46, 58
3, 15,
34, 46
24, 37,
64, 77
O
Data terminal ready. DTRx is an output that indicates to a modem or data set that the ACE
is ready to establish communications. It is placed in the active state by setting the DTR bit
of
the
modem-
control register. DTRx is placed in the inactive state (high) either as a result of the master
reset during loop-mode operation, or when clearing bit 0 (DTR) of the modem-control
register.
GND
6, 23,
40, 57
14,
28, 45,
61
16, 36,
56, 76
Signal and power ground
INTN
65
6
I
Interrupt normal. INTN operates in conjunction with bit 3 of the modem-status register and
affects operation of the interrupts (INTA, INTB, INTC, and INTD) for the four universal
asynchronous receiver/transceivers (UARTs) per the following table.
INTN
OPERATION OF INTERRUPTS
Brought low or
allowed to float
Interrupts are enabled according to the state of OUT2 (MCR bit 3). When
the MCR bit 3 is cleared, the 3-state interrupt output of that UART is in
the high-impedance state. When the MCR bit 3 is set, the interrupt output
of the UART is enabled.
Brought high
Interrupts are always enabled, overriding the OUT2 enables.
INTA, INTB,
INTC, INTD
15, 21,
49, 55
6, 12,
37, 43
27, 34,
67, 74
O
External interrupt output. The INTx outputs go high (when enabled by the interrupt register)
and inform the CPU that the ACE has an interrupt to be serviced. Four conditions that cause
an interrupt to be issued are: receiver error, receiver data available or timeout (FIFO mode
only), transmitter holding register empty, and an enabled modem-status interrupt. The
interrupt is disabled when it is serviced or as the result of a master reset.
IOR
52
40
70
I
Read strobe. A low level on IOR transfers the contents of the selected register to the
external CPU bus.
IOW
18
9
31
I
Write strobe. IOW allows the the CPU to write to the register selected by the address.
RESET
37
27
53
I
Master reset. When active, RESET clears most ACE registers and sets the state of various
signals. The transmitter output and the receiver input are disabled during reset time.


Аналогичный номер детали - TL16C554AIPN

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TL16C554AI TI-TL16C554AI Datasheet
605Kb / 10P
[Old version datasheet]   ASYNCHRONOUS-COMMUNICATIONS ELEMENT
More results

Аналогичное описание - TL16C554AIPN

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TL16C450 TI-TL16C450 Datasheet
350Kb / 25P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554 TI-TL16C554 Datasheet
478Kb / 33P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554A TI-TL16C554A Datasheet
605Kb / 10P
[Old version datasheet]   ASYNCHRONOUS-COMMUNICATIONS ELEMENT
TL16C550A TI-TL16C550A Datasheet
434Kb / 31P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C550B TI-TL16C550B Datasheet
499Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554FNR TI-TL16C554FNR Datasheet
589Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C450 TI1-TL16C450_09 Datasheet
395Kb / 27P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C552AFNR TI-TL16C552AFNR Datasheet
473Kb / 38P
[Old version datasheet]   DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT
logo
Intersil Corporation
82C50A INTERSIL-82C50A Datasheet
101Kb / 21P
   CMOS Asynchronous Communications Element
March 1997
logo
IK Semicon Co., Ltd
IN16C554PL IKSEMICON-IN16C554PL Datasheet
426Kb / 24P
   QUAD-UART ASYNCHRONOUS COMMUNICATIONS ELEMENT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com