поискавой системы для электроныых деталей |
|
AD5426YRM-REEL7 датащи(PDF) 7 Page - Analog Devices |
|
AD5426YRM-REEL7 датащи(HTML) 7 Page - Analog Devices |
7 / 24 page Data Sheet AD5426/AD5432/AD5443 Rev. G | Page 7 of 24 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS IOUT1 1 IOUT2 2 GND 3 SCLK 4 SDIN 5 RFB 10 VREF 9 VDD 8 SDO 7 SYNC 6 AD5426/ AD5432/ AD5443 TOP VIEW (Not to Scale) Figure 5. Pin Configuration Table 4. Pin Function Descriptions Pin No. Mnemonic Description 1 IOUT1 DAC Current Output. 2 IOUT2 DAC Analog Ground. This pin should normally be tied to the analog ground of the system. 3 GND Digital Ground Pin. 4 SCLK Serial Clock Input. By default, data is clocked into the input shift register on the falling edge of the serial clock input. Alternatively, by means of the serial control bits, the device may be configured such that data is clocked into the shift register on the rising edge of SCLK. The device can accommodate clock rates up to 50 MHz. 5 SDIN Serial Data Input. Data is clocked into the 16-bit input register on the active edge of the serial clock input. By default, on power-up, data is clocked into the shift register on the falling edge of SCLK. The control bits allow the user to change the active edge to rising edge. 6 SYNC Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it powers on the SCLK and DIN buffers, and the input shift register is enabled. Data is loaded to the mode, the serial interface counts clocks, and data is latched to the shift register on the 16th active clock edge. 7 SDO Serial Data Output. This allows a number of parts to be daisy-chained. By default, data is clocked into the shift register on the falling edge and out via SDO on the rising edge of SCLK. Data is always clocked out on the alternate edge to loading data to the shift register. Writing the readback control word to the shift register makes the DAC register contents available for readback on the SDO pin, clocked out on the opposite edges to the active clock edge. SDO operates with a VDD of 3.0 V to 5.5 V. 8 VDD Positive Power Supply Input. These parts can be operated from a supply of 2.5 V to 5.5 V. 9 VREF DAC Reference Voltage Input. 10 RFB DAC Feedback Resistor Pin. Establish voltage output for the DAC by connecting to external amplifier output. |
Аналогичный номер детали - AD5426YRM-REEL7 |
|
Аналогичное описание - AD5426YRM-REEL7 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |