74HC_HCT595

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 6 — 12 December 2011

4 of 24

NXP Semiconductors

74HC595; 74HCT595

8-bit serial-in, serial or parallel-out shift register with output latches;

3-state

6.

Pinning information

6.1 Pinning

Fig 5.

Pin configuration DIP16, SO16

Fig 6.

Pin configuration SSOP16, TSSOP16

74HC595

74HCT595

Q1

Q2

Q0

Q3

DS

Q4

OE

Q5

STCP

Q6

SHCP

Q7

MR

GND

Q7S

001aao241

1

2

3

4

5

6

7

8

10

9

12

11

14

13

16

15

74HC595

74HCT595

Q1

Q2

Q0

Q3

DS

Q4

OE

Q5

STCP

Q6

SHCP

Q7

MR

GND

Q7S

001aao242

1

2

3

4

5

6

7

8

10

9

12

11

14

13

16

15

(1) This is not a supply pin, the substrate is attached to this pad using conductive die attach material. There is no electrical or

mechanical requirement to solder this pad however if it is soldered the solder land should remain floating or be connected to

GND.

Fig 7.

Pin configuration for DHVQFN16

001aao243

74HC595

74HCT595

Q7

MR

Q6

SHCP

Q5

STCP

Q4

OE

Q3

DS

Q2

Q0

Transparent top view

7

10

6

11

5

12

4

13

3

14

2

15

terminal 1

index area