поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CAT1162WI30GT3 датащи(PDF) 7 Page - ON Semiconductor

номер детали CAT1162WI30GT3
подробное описание детали  Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ONSEMI [ON Semiconductor]
домашняя страница  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CAT1162WI30GT3 датащи(HTML) 7 Page - ON Semiconductor

Back Button CAT1162WI30GT3 Datasheet HTML 3Page - ON Semiconductor CAT1162WI30GT3 Datasheet HTML 4Page - ON Semiconductor CAT1162WI30GT3 Datasheet HTML 5Page - ON Semiconductor CAT1162WI30GT3 Datasheet HTML 6Page - ON Semiconductor CAT1162WI30GT3 Datasheet HTML 7Page - ON Semiconductor CAT1162WI30GT3 Datasheet HTML 8Page - ON Semiconductor CAT1162WI30GT3 Datasheet HTML 9Page - ON Semiconductor CAT1162WI30GT3 Datasheet HTML 10Page - ON Semiconductor CAT1162WI30GT3 Datasheet HTML 11Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 13 page
background image
CAT1161, CAT1162
http://onsemi.com
7
FUCTIONAL DESCRIPTION
The CAT1161/2 supports the I2C Bus data transmission
protocol. This Inter−Integrated Circuit Bus protocol defines
any device that sends data to the bus to be a transmitter and
any device receiving data to be a receiver. The transfer is
controlled by the Master device which generates the serial
clock and all START and STOP conditions for bus access.
Both the Master device and Slave device can operate as
either transmitter or receiver, but the Master device controls
which mode is activated.
I2C Bus Protocol
The features of the I2C bus protocol are defined as
follows:
1. Data transfer may be initiated only when the bus is
not busy.
2. During a data transfer, the data line must remain
stable whenever the clock line is high. Any
changes in the data line while the clock line is high
will be interpreted as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of SDA
when SCL is HIGH. The CAT1161/2 monitors the SDA and
SCL lines and will not respond until this condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
Device Addressing
The Master begins a transmission by sending a START
condition. The Master sends the address of the particular
slave device it is requesting. The four most significant bits
of the 8−bit slave address are fixed as 1010.
The next three bits (Figure 6) define memory addressing.
For the CAT1161/2 the three bits define higher order bits.
The last bit of the slave address specifies whether a Read
or Write operation is to be performed. When this bit is set to
1, a Read operation is selected, and when set to 0, a Write
operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT1161/2 monitors the bus and responds
with an acknowledge (on the SDA line) when its address
matches the transmitted slave address. The CAT1161/2 then
performs a Read or Write operation depending on the
R/W bit.
Figure 5. Acknowledge Timing
ACKNOWLEDGE
1
RT
STA
SCL FROM
MASTER
8
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
9
Figure 6. Slave Address Bits
1
0
1
0
a10
a9
a8
R/W
Note: a8, a9 and a10 correspond to the address of the memory array address word.
CAT1161/2
Acknowledge
After a successful data transfer, each receiving device is
required to generate an acknowledge. The acknowledging
device pulls down the SDA line during the ninth clock cycle,
signaling that it received the 8 bits of data.
The CAT1161/2 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation, it
responds with an acknowledge after receiving each 8−bit
byte.
When the CAT1161/2 begins a READ mode it transmits
8 bits of data, releases the SDA line and monitors the line for
an acknowledge. Once it receives this acknowledge, the
CAT1161/2 will continue to transmit data. If no
acknowledge is sent by the Master, the device terminates
data transmission and waits for a STOP condition.


Аналогичный номер детали - CAT1162WI30GT3

производительномер деталидатащиподробное описание детали
logo
ON Semiconductor
CAT1162WI30GT3 ONSEMI-CAT1162WI30GT3 Datasheet
163Kb / 13P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller
July, 2012 ??Rev. 12
More results

Аналогичное описание - CAT1162WI30GT3

производительномер деталидатащиподробное описание детали
logo
ON Semiconductor
CAT1161WI-30-G ONSEMI-CAT1161WI-30-G Datasheet
163Kb / 13P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller
July, 2012 ??Rev. 12
N84C163 ONSEMI-N84C163 Datasheet
98Kb / 11P
   Supervisory Circuits with I2C Serial CMOS EEPROM Precision Reset Controller
September, 2016 ??Rev. P0
N84C161 ONSEMI-N84C161 Datasheet
98Kb / 11P
   Supervisory Circuits with I2C Serial CMOS EEPROM Precision Reset Controller
September, 2016 ??Rev. P0
logo
Catalyst Semiconductor
CAT1163 CATALYST-CAT1163_07 Datasheet
150Kb / 14P
   Supervisory Circuits with I2C Serial Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer
CAT1161 CATALYST-CAT1161_07 Datasheet
163Kb / 14P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer
CAT1161 CATALYST-CAT1161 Datasheet
69Kb / 12P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer
CAT1163_0711 CATALYST-CAT1163_0711 Datasheet
211Kb / 14P
   Supervisory Circuits with I2C Serial Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer (16K)
logo
ON Semiconductor
CAT1161PI-42 ONSEMI-CAT1161PI-42 Datasheet
163Kb / 13P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer (16K)
July, 2012 ??Rev. 12
CAT1161 ONSEMI-CAT1161 Datasheet
193Kb / 14P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer (16K)
Doc. No. MD-3002 Rev. I
CAT1163 ONSEMI-CAT1163 Datasheet
239Kb / 14P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer (16K)
Doc. No. MD-3003 Rev. I
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com