поискавой системы для электроныых деталей |
|
74HCT595PW-Q100 датащи(PDF) 4 Page - NXP Semiconductors |
|
74HCT595PW-Q100 датащи(HTML) 4 Page - NXP Semiconductors |
4 / 23 page 74HC_HCT595_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved. Product data sheet Rev. 2 — 10 April 2013 4 of 23 NXP Semiconductors 74HC595-Q100; 74HCT595-Q100 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state 6. Pinning information 6.1 Pinning Fig 5. Pin configuration SO16 Fig 6. Pin configuration (T)SSOP16 +&4 +&74 49&& 44 4'6 42( 4 67&3 4 6+&3 405 *1' 46 DDD +&4 +&74 49&& 44 4'6 42( 4 67&3 4 6+&3 405 *1' 46 DDD (1) This is not a supply pin. The substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad. However, if it is soldered, the solder land should remain floating or be connected to GND. Fig 7. Pin configuration for DHVQFN16 DDD +&4 +&74 4 05 4 6+&3 4 67&3 4 2( 4 '6 4 4 7UDQVSDUHQWWRS YLHZ WHUPLQDO LQGH[DUHD *1' |
Аналогичный номер детали - 74HCT595PW-Q100 |
|
Аналогичное описание - 74HCT595PW-Q100 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |