поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TLC3541IDRG4 датащи(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
номер детали TLC3541IDRG4
подробное описание детали  200-KSPS Sampling Rate Built-In Conversion Clock
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

TLC3541IDRG4 датащи(HTML) 6 Page - Texas Instruments

Back Button TLC3541IDRG4 Datasheet HTML 2Page - Texas Instruments TLC3541IDRG4 Datasheet HTML 3Page - Texas Instruments TLC3541IDRG4 Datasheet HTML 4Page - Texas Instruments TLC3541IDRG4 Datasheet HTML 5Page - Texas Instruments TLC3541IDRG4 Datasheet HTML 6Page - Texas Instruments TLC3541IDRG4 Datasheet HTML 7Page - Texas Instruments TLC3541IDRG4 Datasheet HTML 8Page - Texas Instruments TLC3541IDRG4 Datasheet HTML 9Page - Texas Instruments TLC3541IDRG4 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 27 page
background image
TLC3541, TLC3545
SLAS345 − DECEMBER 2001
6
www.ti.com
timing requirements, VDD = 5 V, VREF = 4.096 V, SCLK frequency = 15 MHz (unless otherwise specified)
MIN
TYP
MAX
UNIT
tcyc(SCLK) SCLK cycle time, VDD = 4.5 V to 5.5 V (see Note 3)
66
10000
ns
tw1
Pulse duration, SCLK low
27
5000
ns
tw2
Pulse duration, SCLK high
27
5000
ns
th1
Hold time, CS high after SCLK falling edge
3
ns
tsu1
Setup time, CS falling edge before the first SCLK falling edge
15
ns
th2
Hold time, CS low after 16th SCLK falling edge
5
ns
tw3
Pulse duration, CS high
0.5
SCLKs
td1
Delay time, CS falling edge to SDO MSB valid, VDD = VREF = 4.5 V, 20 pF
12
17
ns
td2
Delay time, SCLK rising edge to next SDO data bit valid, VDD = VREF = 4.5 V, 20 pF
15
ns
td3
Delay time, 17th SCLK rising edge to 3-stated SDO, VDD = VREF = 4.5 V, 20 pF (see Note 4)
20
ns
tsu3
Setup time, CS falling edge before FS rising edge (TLC3541 only)
0.5
1
SCLKs
tw4
Pulse duration, FS high (TLC3541 only)
0.5
1
SCLKs
tsu4
Setup time, FS rising edge before SCLK falling edge (TLC3541 only)
12.5
ns
th4
Hold time, FS high after SCLK falling edge (TLC3541 only)
5
ns
tsu5
Setup time, FS falling edge before 1st SCLK falling edge (TLC3541 only)
12
ns
td4
Delay time, FS rising edge to SDO MSB valid, (VDD = VREF = 4.5 V, 20 pF TLC3541 only)
15
ns
th6
Hold time, CS low after 1st SCLK falling edge
5
ns
tsu6
Setup time, CS rising edge before 9th (or the last) SCLK falling edge
5
ns
th7
Hold time, FS low after 1st SCLK falling edge (TLC3541 only)
5
ns
tsu7
Setup time, FS rising edge before 9th (or the last) SCLK falling edge
5
ns
tcyc(reset)
Active CS/FS cycle time, SCLK falling edges required to initialize ADC
1
8
SCLKs
tconv
Conversion time (20 conversion clocks based on 7.5 MHz to 12 MHz OSC)
1.67
2.67
µs
ts
Sample time, 20 SCLKs, SCLK up to 15 MHz
1.33
200
µs
NOTES:
3. Timing specifications given for 40/60 to 60/40 duty cycle
4. SDO goes into the high impedance state after detection of the 17th rising SCLK edge or a rising CS edge if a 17th SCLK is not
presented.


Аналогичный номер детали - TLC3541IDRG4

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TLC3541IDR TI-TLC3541IDR Datasheet
481Kb / 23P
[Old version datasheet]   5-V. LOW POWER, 14-BIT, 200-KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO-POWER DOWN
More results

Аналогичное описание - TLC3541IDRG4

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
TLV1504 TI1-TLV1504_14 Datasheet
1Mb / 48P
[Old version datasheet]    Maximum Throughput 200-KSPS Built-In Reference, Conversion Clock and 8횞 FIFO
TLV2544 TI1-TLV2544_14 Datasheet
1Mb / 48P
[Old version datasheet]   Maximum Throughput 200-KSPS Built-In Reference, Conversion Clock and 8횞 FIFO
logo
Analog Devices
AD678 AD-AD678_15 Datasheet
305Kb / 14P
   12-Bit 200 kSPS Complete Sampling ADC
REV. C
AD678 AD-AD678 Datasheet
311Kb / 14P
   12-Bit 200 kSPS Complete Sampling ADC
REV. C
logo
Texas Instruments
ADC122S655 TI1-ADC122S655_15 Datasheet
1Mb / 28P
[Old version datasheet]   Dual 12-Bit, 200 kSPS to 500 kSPS, Simultaneous Sampling A/D Converter
ADC122S625 TI1-ADC122S625_15 Datasheet
1Mb / 28P
[Old version datasheet]   Dual 12-Bit, 50 kSPS to 200 kSPS, Simultaneous Sampling A/D Converter
logo
National Semiconductor ...
ADC122S625 NSC-ADC122S625 Datasheet
496Kb / 20P
   Dual 12-Bit, 50 kSPS to 200 kSPS, Simultaneous Sampling A/D Converter
ADC122S655 NSC-ADC122S655 Datasheet
498Kb / 20P
   Dual 12-Bit, 200 kSPS to 500 kSPS, Simultaneous Sampling A/D Converter
logo
Texas Instruments
ADC122S655 TI1-ADC122S655_14 Datasheet
1Mb / 28P
[Old version datasheet]   ADC122S655 Dual 12-Bit, 200 kSPS to 500 kSPS, Simultaneous Sampling A/D Converter
ADC122S625 TI1-ADC122S625_14 Datasheet
1Mb / 28P
[Old version datasheet]   ADC122S625 Dual 12-Bit, 50 kSPS to 200 kSPS, Simultaneous Sampling A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com