 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TS80C186EB13 датащи(PDF) 10 Page - Intel Corporation |
|
||||||||||||||||||||||||||||||
TS80C186EB13 датащи(HTML) 10 Page - Intel Corporation |
|
|
10 / 59 page  80C186EB80C188EB 80L186EB80L188EB Table 3 Pin Descriptions Pin Pin Input Output Description Name Type Type States VCC P POWER connections consist of four pins which must be shorted externally to a VCC board plane VSS G GROUND connections consist of six pins which must be shorted externally to a VSS board plane CLKIN I A(E) CLocK INput is an input for an external clock An external oscillator operating at two times the required processor operating frequency can be connected to CLKIN For crystal operation CLKIN (along with OSCOUT) are the crystal connections to an internal Pierce oscillator OSCOUT O H(Q) OSCillator OUTput is only used when using a crystal to generate the external clock OSCOUT (along with CLKIN) R(Q) are the crystal connections to an internal Pierce oscillator P(Q) This pin is not to be used as 2X clock output for non-crystal applications (ie this pin is NC for non-crystal applications) OSCOUT does not float in ONCE mode CLKOUT O H(Q) CLocK OUTput provides a timing reference for inputs and outputs of the processor and is one-half the input clock R(Q) (CLKIN) frequency CLKOUT has a 50% duty cycle and P(Q) transistions every falling edge of CLKIN RESIN I A(L) RESet IN causes the processor to immediately terminate any bus cycle in progress and assume an initialized state All pins will be driven to a known state and RESOUT will also be driven active The rising edge (low-to-high) transition synchronizes CLKOUT with CLKIN before the processor begins fetching opcodes at memory location 0FFFF0H RESOUT O H(0) RESet OUTput that indicates the processor is currently in the reset state RESOUT will remain active as long as RESIN R(1) remains active P(0) PDTMR IO A(L) H(WH) Power-Down TiMeR pin (normally connected to an external capacitor) that determines the amount of time the processor R(Z) waits after an exit from power down before resuming normal P(1) operation The duration of time required will depend on the startup characteristics of the crystal oscillator NMI I A(E) Non-Maskable Interrupt input causes a TYPE-2 interrupt to be serviced by the CPU NMI is latched internally TEST BUSY I A(E) TEST is used during the execution of the WAIT instruction to suspend CPU operation until the pin is sampled active (TEST) (LOW) TEST is alternately known as BUSY when interfacing with an 80C187 numerics coprocessor (80C186EB only) AD150 IO S(L) H(Z) These pins provide a multiplexed Address and Data bus During the address phase of the bus cycle address bits 0 (AD70) R(Z) through 15 (0 through 7 on the 80C188EB) are presented on P(X) the bus and can be latched using ALE 8- or 16-bit data information is transferred during the data phase of the bus cycle NOTE Pin names in parentheses apply to the 80C188EB80L188EB 10 10 |
Аналогичный номер детали - TS80C186EB13 |
|
Аналогичное описание - TS80C186EB13 |
|
|
ссылки URL |
| Конфиденциальность |
| ALLDATASHEETRU.COM |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
