поискавой системы для электроныых деталей |
|
AD73422 датащи(PDF) 10 Page - Analog Devices |
|
AD73422 датащи(HTML) 10 Page - Analog Devices |
10 / 36 page REV. 0 AD73422 –10– GAIN 1 0/38dB PGA DECIMATOR +6/–15dB PGA INTER- POLATOR VREF VFBN1 VINN1 VINP1 VFBP1 VOUTP1 VOUTN1 REFCAP REFOUT AD73422 AFE SECTION SDOFS SDO AMCLK SE ARESET SCLK2 SDIFS SDI ANALOG SIGMA-DELTA MODULATOR GAIN 1 INVERT SINGLE-ENDED ENABLE ANALOG LOOP- BACK REFERENCE GAIN 1 0/38dB PGA DECIMATOR +6/–15dB PGA CONTINUOUS TIME LOW-PASS FILTER 1-BIT DAC DIGITAL SIGMA- DELTA MODULATOR INTER- POLATOR VREF VFBN2 VINN2 VINP2 VFBP2 VOUTP2 VOUTN2 ANALOG SIGMA-DELTA MODULATOR SWITCHED CAPACITOR LOW-PASS FILTER GAIN 1 INVERT SINGLE-ENDED ENABLE ANALOG LOOP- BACK CONTINUOUS TIME LOW-PASS FILTER 1-BIT DAC DIGITAL SIGMA- DELTA MODULATOR SWITCHED CAPACITOR LOW-PASS FILTER SERIAL I/O PORT Figure 2. Functional Block Diagram of Analog Front End Section samples at DMCLK/8. Its bitstream output is filtered and deci- mated by a Sinc-cubed decimator to provide a sample rate se- lectable from 64 kHz, 32 kHz, 16 kHz or 8 kHz (based on an AMCLK of 16.384 MHz). INVERTING OP AMPS ANALOG LOOP-BACK SELECT INVERT CONTINUOUS TIME LOW-PASS FILTER VREF VFBN1 VINN1 VINP1 VFBP1 VOUTP1 VOUTN1 REFCAP REFOUT AD73422 AFE SECTION VREF ANALOG GAIN TAP GAIN 1 +6/–15dB PGA REFERENCE SINGLE-ENDED ENABLE 0/38dB PGA Figure 3. Analog Front End Configuration The DAC channel features a Sinc-cubed interpolator which increases the sample rate from the selected rate to the digital sigma-delta modulator rate of DMCLK/8. The digital sigma- delta modulator’s output bitstream is fed to a single-bit DAC whose output is reconstructed/filtered by two stages of low-pass filtering (switched capacitor and continuous time) before being applied to the differential output driver. Each channel also features two programmable gain elements, Analog Gain Tap (AGT) and Digital Gain Tap (DGT), which, when enabled, add a signed and scaled amount of the input signal to the DAC’s output signal. This is of particular use in line impedance balancing when interfacing the AFE to Sub- scriber Line Interface Circuits (SLICs). FUNCTIONAL DESCRIPTION - AFE Encoder Channels Both encoder channels consist of a pair of inverting op amps with feedback connections that can be bypassed if required, a switched capacitor PGA and a sigma-delta analog-to-digital converter (ADC). An on-board digital filter, which forms part of the sigma-delta ADC, also performs critical system-level filtering. Due to the high level of oversampling, the input anti- alias requirements are reduced such that a simple single-pole RC stage is sufficient to give adequate attenuation in the band of interest. Programmable Gain Amplifier Each encoder section’s analog front end comprises a switched capacitor PGA which also forms part of the sigma-delta modu- lator. The SC sampling frequency is DMCLK/8. The PGA, whose programmable gain settings are shown in Table I, may be used to increase the signal level applied to the ADC from low output sources such as microphones, and can be used to avoid placing external amplifiers in the circuit. The input signal level to the sigma-delta modulator should not exceed the maximum input voltage permitted. The PGA gain is set by bits IGS0, IGS1 and IGS2 (CRD:0–2) in control register D. |
Аналогичный номер детали - AD73422_15 |
|
Аналогичное описание - AD73422_15 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |