поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LF48410 датащи(PDF) 5 Page - LOGIC Devices Incorporated

номер детали LF48410
подробное описание детали  1024 x 24-bit Video Histogrammer
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LODEV [LOGIC Devices Incorporated]
домашняя страница  http://www.logicdevices.com
Logo LODEV - LOGIC Devices Incorporated

LF48410 датащи(HTML) 5 Page - LOGIC Devices Incorporated

  LF48410 Datasheet HTML 1Page - LOGIC Devices Incorporated LF48410 Datasheet HTML 2Page - LOGIC Devices Incorporated LF48410 Datasheet HTML 3Page - LOGIC Devices Incorporated LF48410 Datasheet HTML 4Page - LOGIC Devices Incorporated LF48410 Datasheet HTML 5Page - LOGIC Devices Incorporated LF48410 Datasheet HTML 6Page - LOGIC Devices Incorporated LF48410 Datasheet HTML 7Page - LOGIC Devices Incorporated LF48410 Datasheet HTML 8Page - LOGIC Devices Incorporated LF48410 Datasheet HTML 9Page - LOGIC Devices Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
DEVICES INCORPORATED
Video Imaging Products
5
LF48410
1024 x 24-bit Video Histogrammer
08/08/2000–LDS.48410-L
example, to set the number of delays
to 10, START would have to be set
LOW every 6 cycles. The maximum
delay length is 1029 and the minimum
delay length is 6. Data on DIN23-0
is latched on the rising edge of
CLK and loaded into the memory
array at the address defined by the
counter. Data is output on DIO23-0 (if
RD is LOW). If the counter reaches
the value of 1023, the counter will
hold this value and writing to the
memory array will be disabled.
DELAY AND SUBTRACT MODE
When the LF48410 is in this mode, the
chip is configured as shown in Figure 6.
The internal counter is used to gener-
ate address data for the memory
array. When START goes LOW, the
counter is reset to zero. Delay length
(row length) is determined by
reseting the counter every N–4 clock
cycles, where N is the number of
delays. The maximum delay length is
1029 and the minimum delay length
is 6. Data on DIN23-0 is latched on the
rising edge of CLK and loaded into
the memory array at the address
defined by the counter. Data is
output on DIO23-0 (if RD is LOW).
Before data read from the memory
array is output to DIO23-0, input data
is subtracted from it according to the
following formula: OUTC = D(C–N+1)
D(C–3). OUTC is the data sent to the
output port (DIO23-0) on clock cycle C.
D(C–N+1) is the data latched into the
device on clock cycle C–N+1, and D(C-
3)
is the data latched into the device on
clock cycle C–3. N is the number of
delays. For example, to determine
what will be output on DIO23-0 on
clock cycle 12 when the device is set
for 10 delays, set C=12 and N=10 to
obtain: OUT12 = D3 – D9. If the
counter reaches the value of 1023, the
counter will hold this value and
writing to the memory array will be
disabled.
ASYNCHRONOUS 16 MODE
When the LF48410 is in this mode, the
chip is configured as shown in Figure 7.
This mode allows the device to
function as an asynchronous single
port RAM. Each 24-bit memory
location is split into two parts, the
lower 16 bits and the upper 8 bits.
IOA9-0 addresses the 24-bit memory
locations, and UWS addresses the
lower 16 or upper 8 bits of those
locations. If UWS is LOW, the lower
16 bits of the 24-bit memory location
are addressed. If UWS is HIGH, the
upper 8 bits are addressed. Address
data on IOA9-0 and UWS is latched
into the device on the falling edge of
RD or WR. If RD latches the address
data, a memory read is performed.
Data at the specified address is
output on DIO15-0 (if UWS was
latched LOW) or DIO7-0 (if UWS was
latched HIGH). If UWS was latched
LOW/HIGH, DIO16-23/DIO8-23 will
output zeros during a memory read.
If WR latches the address data, a
memory write is performed. After
the falling edge of WR latches the
address, data on DIO15-0 (if UWS was
latched LOW) or DIO7-0 (if UWS was
latched HIGH) is written to the RAM
on the rising edge of WR.
FIGURE 6.
DELAY AND SUBTRACT MODE
FIGURE 5.
DELAY MEMORY MODE
RAM ARRAY
DATA IN
DATA OUT
ADDRESS
CONTROL
START
DIO
I/F
DIO23-0
24
RD
CLK
COUNTER
(TO ALL REGISTERS)
DIN23-0
24
NOTE: NUMBER IN REGISTER INDICATES
NUMBER OF PIPELINE DELAYS.
–DIN23-0
WR
RAM ARRAY
DATA IN
DATA OUT
ADDRESS
CONTROL
START
"0"
DIO
I/F
DIO23-0
24
RD
CLK
COUNTER
(TO ALL REGISTERS)
DIN23-0
24
NOTE: NUMBER IN REGISTER INDICATES
NUMBER OF PIPELINE DELAYS.
WR


Аналогичный номер детали - LF48410

производительномер деталидатащиподробное описание детали
logo
Neutrik AG
LF48-1A NEUTRIK-LF48-1A Datasheet
97Kb / 3P
   48 way Longframe B-Gauge Patch Panel, red front panel, extra rugged jack sockets which allow customized normalling
LF48-1D NEUTRIK-LF48-1D Datasheet
100Kb / 3P
   48 way Longframe B-Gauge Patch Panel, blue front panel, extra rugged jack sockets which allow customized normalling
LF48-1O NEUTRIK-LF48-1O Datasheet
89Kb / 3P
   48 way Longframe B-Gauge Patch Panel, black front panel, extra rugged jack sockets which allow customized normalling
LF48-1S NEUTRIK-LF48-1S Datasheet
169Kb / 3P
   48 way Longframe B-Gauge Patch Panel, silver front panel, extra rugged jack sockets which allow customized normalling
logo
LOGIC Devices Incorpora...
LF48212 LODEV-LF48212 Datasheet
59Kb / 9P
   12 x 12-bit Alpha Mixer
More results

Аналогичное описание - LF48410

производительномер деталидатащиподробное описание детали
logo
National Semiconductor ...
MM2102A NSC-MM2102A Datasheet
105Kb / 3P
   1024-Bit (1024 x 1) Static RAMs
logo
Integrated Device Techn...
IDT72510 IDT-IDT72510 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
logo
National Semiconductor ...
DM54S287 NSC-DM54S287 Datasheet
124Kb / 4P
   (256 x 4) 1024-BIT TTL PROM
logo
Advanced Linear Devices
AM27S181 ALD-AM27S181 Datasheet
201Kb / 8P
   8,192-BIT (1024 X 8) BIPOLAR PROM
logo
National Semiconductor ...
DM54S573 NSC-DM54S573 Datasheet
133Kb / 4P
   (1024 X 4) 4096-BIT TTL PROM
logo
Sony Corporation
CXK1012P SONY-CXK1012P Datasheet
473Kb / 10P
   1024-BIT (128WORD X 8 BIT) NON-VOLATILE MEMORY
logo
List of Unclassifed Man...
MU9C1480A ETC1-MU9C1480A Datasheet
248Kb / 28P
   The 1024 x 64-bit LANCAM facilitates numerous 1024 x 64-bit CMOS content-addressable memory (CAM)
logo
National Semiconductor ...
DM54S387 NSC-DM54S387 Datasheet
123Kb / 4P
   256 X 4 1024-Bit TTL PROM
NMC6551 NSC-NMC6551 Datasheet
219Kb / 6P
   1024-Bit (256 x 4) Static RAM
logo
Intel Corporation
M2148H INTEL-M2148H Datasheet
2Mb / 5P
   HIGH SPEED 1024 X BIT STATIC RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com