поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADC0803LCN датащи(PDF) 8 Page - Intersil Corporation

номер детали ADC0803LCN
подробное описание детали  8-Bit, Microprocessor-Compatible, A/D Converters
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTERSIL [Intersil Corporation]
домашняя страница  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ADC0803LCN датащи(HTML) 8 Page - Intersil Corporation

Back Button ADC0803LCN Datasheet HTML 4Page - Intersil Corporation ADC0803LCN Datasheet HTML 5Page - Intersil Corporation ADC0803LCN Datasheet HTML 6Page - Intersil Corporation ADC0803LCN Datasheet HTML 7Page - Intersil Corporation ADC0803LCN Datasheet HTML 8Page - Intersil Corporation ADC0803LCN Datasheet HTML 9Page - Intersil Corporation ADC0803LCN Datasheet HTML 10Page - Intersil Corporation ADC0803LCN Datasheet HTML 11Page - Intersil Corporation ADC0803LCN Datasheet HTML 12Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 17 page
background image
8
Understanding A/D Error Specs
A perfect A/D transfer characteristic (staircase wave-form) is
shown in Figure 11A. The horizontal scale is analog input
voltage and the particular points labeled are in steps of 1
LSB (19.53mV with 2.5V tied to the VREF/2 pin). The digital
output codes which correspond to these inputs are shown as
D-1, D, and D+1. For the perfect A/D, not only will center-
value (A - 1, A, A + 1, . . .) analog inputs produce the correct
output digital codes, but also each riser (the transitions
between adjacent output codes) will be located
±1/2 LSB
away from each center-value. As shown, the risers are ideal
and have no width. Correct digital output codes will be
provided for a range of analog input voltages which extend
±1/2 LSB from the ideal center-values. Each tread (the range
of analog input voltage which provides the same digital
output code) is therefore 1 LSB wide.
The error curve of Figure 11B shows the worst case transfer
function for the ADC080X. Here the specification guarantees
that if we apply an analog input equal to the LSB analog
voltage center-value, the A/D will produce the correct digital
code.
Next to each transfer function is shown the corresponding
error plot. Notice that the error includes the quantization
uncertainty of the A/D. For example, the error at point 1 of
Figure 11A is +1/2 LSB because the digital code appeared
1/2 LSB in advance of the center-value of the tread. The
error plots always have a constant negative slope and the
abrupt upside steps are always 1 LSB in magnitude, unless
the device has missing codes.
Detailed Description
The functional diagram of the ADC080X series of A/D
converters operates on the successive approximation
principle (see Application Notes AN016 and AN020 for a
more detailed description of this principle). Analog switches
are closed sequentially by successive-approximation logic
until the analog differential input voltage [VlN(+) - VlN(-)]
matches a voltage derived from a tapped resistor string
across the reference voltage. The most significant bit is
tested first and after 8 comparisons (64 clock cycles), an 8-
bit binary code (1111 1111 = full scale) is transferred to an
output latch.
The normal operation proceeds as follows. On the high-to-low
transition of the WR input, the internal SAR latches and the
shift-register stages are reset, and the INTR output will be set
high. As long as the CS input and WR input remain low, the
A/D will remain in a reset state. Conversion will start from 1 to
8 clock periods after at least one of these inputs makes a low-
to-high transition. After the requisite number of clock pulses to
complete the conversion, the INTR pin will make a high-to-low
transition. This can be used to interrupt a processor, or
otherwise signal the availability of a new conversion. A RD
operation (with CS low) will clear the INTR line high again.
The device may be operated in the free-running mode by
connecting INTR to the WR input with CS = 0. To ensure start-
up under all possible conditions, an external WR pulse is
required during the first power-up cycle. A conversion-in-
process can be interrupted by issuing a second start
command.
Digital Operation
The converter is started by having CS and WR simultaneously
low. This sets the start flip-flop (F/F) and the resulting “1” level
resets the 8-bit shift register, resets the Interrupt (INTR) F/F
and inputs a “1” to the D flip-flop, DFF1, which is at the input
end of the 8-bit shift register. Internal clock signals then
transfer this “1” to the Q output of DFF1. The AND gate, G1,
combines this “1” output with a clock signal to provide a reset
signal to the start F/F. If the set signal is no longer present
(either WR or CS is a “1”), the start F/F is reset and the 8-bit
shift register then can have the “1” clocked in, which starts the
conversion process. If the set signal were to still be present,
this reset pulse would have no effect (both outputs of the start
F/F would be at a “1” level) and the 8-bit shift register would
continue to be held in the reset mode. This allows for
asynchronous or wide CS and WR signals.
After the “1” is clocked through the 8-bit shift register (which
completes the SAR operation) it appears as the input to
DFF2. As soon as this “1” is output from the shift register, the
AND gate, G2, causes the new digital word to transfer to the
Three-State output latches. When DFF2 is subsequently
clocked, the Q output makes a high-to-low transition which
causes the INTR F/F to set. An inverting buffer then supplies
the INTR output signal.
When data is to be read, the combination of both CS and RD
being low will cause the INTR F/F to be reset and the three-
state output latches will be enabled to provide the 8-bit
digital outputs.
Digital Control Inputs
The digital control inputs (CS, RD, and WR) meet standard
TTL logic voltage levels. These signals are essentially
equivalent to the standard A/D Start and Output Enable
control signals, and are active low to allow an easy interface
to microprocessor control busses. For non-microprocessor
based applications, the CS input (pin 1) can be grounded and
the standard A/D Start function obtained by an active low
pulse at the WR input (pin 3). The Output Enable function is
achieved by an active low pulse at the RD input (pin 2).
Analog Operation
The analog comparisons are performed by a capacitive
charge summing circuit. Three capacitors (with precise ratioed
values) share a common node with the input to an auto-
zeroed comparator. The input capacitor is switched between
VlN(+) and VlN(-), while two ratioed reference capacitors are
switched between taps on the reference voltage divider string.
The net charge corresponds to the weighted difference
between the input and the current total value set by the
ADC0803, ADC0804


Аналогичный номер детали - ADC0803LCN

производительномер деталидатащиподробное описание детали
logo
National Semiconductor ...
ADC0803LCN NSC-ADC0803LCN Datasheet
1Mb / 41P
   8-Bit uP Compatible A/D Converters
logo
NXP Semiconductors
ADC0803LCN PHILIPS-ADC0803LCN Datasheet
187Kb / 18P
   CMOS 8-bit A/D converters
2002 Oct 17
logo
Intersil Corporation
ADC0803LCN INTERSIL-ADC0803LCN Datasheet
250Kb / 16P
   8-Bit, Microprocessor- Compatible, A/D Converters
August 1997
logo
NXP Semiconductors
ADC0803LCN PHILIPS-ADC0803LCN Datasheet
154Kb / 18P
   CMOS 8-bit A/D converters
2002 Oct 17
logo
National Semiconductor ...
ADC0803LCN NSC-ADC0803LCN Datasheet
1Mb / 41P
   8-Bit 關P Compatible A/D Converters
More results

Аналогичное описание - ADC0803LCN

производительномер деталидатащиподробное описание детали
logo
Renesas Technology Corp
ADC0803 RENESAS-ADC0803 Datasheet
875Kb / 17P
   8-Bit, Microprocessor-Compatible, A/D Converters
logo
Intersil Corporation
ADC0802 INTERSIL-ADC0802 Datasheet
250Kb / 16P
   8-Bit, Microprocessor- Compatible, A/D Converters
August 1997
logo
Analog Devices
AD1148 AD-AD1148_15 Datasheet
2Mb / 6P
   MICROPROCESSOR COMPATIBLE 16 BIT D/A CONVERTERS
logo
List of Unclassifed Man...
ZN448 ETC-ZN448 Datasheet
289Kb / 18P
   8-BIT MICROPROCESSOR COMPATIBLE A-D CONVERTER
logo
C&D Technologies
DAC-7134B CANDD-DAC-7134B Datasheet
584Kb / 6P
   14-BIT MICROPROCESSOR-COMPATIBLE MULTIPLYING D/A CONVERTERS
logo
List of Unclassifed Man...
ADC-847 ETC2-ADC-847 Datasheet
184Kb / 4P
   MICROPROCESSOR-COMPATIBLE 8-BIT A/D CONVERTER
ADC-8208 ETC-ADC-8208 Datasheet
185Kb / 1P
   MICROPROCESSOR-COMPATIBLE 8-BIT CMOS A/D CONVERTER
Rev. A
logo
National Semiconductor ...
ADC0801 NSC-ADC0801 Datasheet
1Mb / 41P
   8-Bit uP Compatible A/D Converters
ADC080X NSC-ADC080X Datasheet
2Mb / 3P
   8 BIT UP COMPATIBLE A/D CONVERTERS
logo
Texas Instruments
ADC0804LCWMX TI-ADC0804LCWMX Datasheet
3Mb / 48P
[Old version datasheet]   8-Bit muP Compatible A/D Converters
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com