поискавой системы для электроныых деталей |
|
ADC08351 датащи(PDF) 6 Page - Texas Instruments |
|
|
ADC08351 датащи(HTML) 6 Page - Texas Instruments |
6 / 25 page ADC08351 SNAS026E – JUNE 2000 – REVISED MARCH 2013 www.ti.com Converter Electrical Characteristics (continued) The following specifications apply for VA = VD = +3.0 VDC, VREF = 2.4V, VIN = 1.63 VP-P, OE = 0V, CL = 20 pF, fCLK = 42 MHz, 50% duty cycle, unless otherwise specified. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25°C (1)(2) Units Symbol Parameter Conditions Typical(3) Limits(3) (Limits) CLK, OE Digital Input Characteristics VIH Logical High Input Voltage VD = VA = 3V 2.0 V (min) VIL Logical Low Input Voltage VD = VA = 3V 1.0 V (max) IIH Logical High Input Current VIH = VD = VA = 3.3V 10 µA IIL Logic Low Input Current VIL = 0V, VD = VA = 3.3V −10 µA CIN Logic Input Capacitance 10 pF Digital Output Characteristics IOH High Level Output Current VD = 2.7V, VOH = VD −0.5V −1.1 mA (min) IOL Low Level Output Current VD = 2.7V, OE = DGND, VOL = 0.4V 1.8 mA (min) VOH High Level Output Voltage VD = 2.7V, IOH = −360 µA 2.65 V VOL Low Level Output Voltage VD = 2.7V, IOL = 1.6 mA 0.2 V IOZH, TRI-STATE Output Current OE = VD = 3.3V, VOH = 3.3V or VOL = 0V ±10 µA IOZL AC Electrical Characteristics fC1 Maximum Conversion Rate 42 MHz (min) fC2 Minimum Conversion Rate 2 MHz tOD Output Delay CLK High to Data Valid 14 19 ns (max) Pipline Delay (Latency) 2.5 Clock Cycles tDS Sampling (Aperture) Delay CLK Low to Acquisition of Data 2 ns tOH Output Hold Time CLK High to Data Invalid 9 ns tEN OE Low to Data Valid Loaded as in Figure 20 14 ns tDIS OE High to High Z State Loaded as in Figure 20 10 ns fCLK = 30 MHz, fIN = 1 MHz 7.2 Bits ENOB Effective Number of Bits fCLK = 42 MHz, fIN = 4.4 MHz 7.2 Bits fCLK = 42 MHz, fIN = 21 MHz 6.8 6.1 Bits (min) fCLK = 30 MHz, fIN = 1 MHz 45 dB SINAD Signal-to-Noise & Distortion fCLK = 42 MHz, fIN = 4.4 MHz 45 dB fCLK = 42 MHz, fIN = 21 MHz 43 38.5 dB (min) fCLK = 30 MHz, fIN = 1 MHz 44 dB SNR Signal-to-Noise Ratio fCLK = 42 MHz, fIN = 4.4 MHz 45 dB fCLK = 42 MHz, fIN = 21 MHz 44 41 dB (min) fCLK = 30 MHz, fIN = 1 MHz −57 dB THD Total Harmonic Distortion fCLK = 42 MHz, fIN = 4.4 MHz −51 dB fCLK = 42 MHz, fIN = 21 MHz −46 −41 dB (min) fCLK = 30 MHz, fIN = 1 MHz 57 dB SFDR Spurious Free Dynamic Range fCLK = 42 MHz, fIN = 4.4 MHz 54 dB fCLK = 42 MHz, fIN = 21 MHz 49 41 dB (min) 6 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated Product Folder Links: ADC08351 |
Аналогичный номер детали - ADC08351 |
|
Аналогичное описание - ADC08351 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |