3

www.fairchildsemi.com

Functional Description

In the transceiver mode, data present at the HIGH imped-

ance port may be stored in either the A or B register or

both.

The select (SAB, SBA) controls can multiplex stored and

real-time.

The examples in Figure 1 demonstrate the four fundamen-

tal bus-management functions that can be performed with

the Octal bus transceivers and receivers.

Data on the A or B data bus, or both can be stored in the

internal D flip-flop by LOW-to-HIGH transitions at the

appropriate Clock Inputs (CPAB, CPBA) regardless of the

Select or Output Enable Inputs. When SAB and SBA are in

the real time transfer mode, it is also possible to store data

without using the internal D flip-flops by simultaneously

enabling OEAB and OEBA. In this configuration each Out-

put reinforces its Input. Thus when all other data sources to

the two sets of bus lines are in a HIGH impedance state,

each set of bus lines will remain at its last state.

FIGURE 1.

Note A: Real-Time

Note B: Real-Time

Transfer Bus B to Bus A

Transfer Bus A to Bus B

OEAB OEBA CPAB CPBA

SAB

SBA

OEAB OEBA CPAB CPBA

SAB

SBA

L

L

XXX

L

H

H

X

X

L

X

Note C: Storage

Note D: Transfer Storage

Data to A or B

OEAB OEBA CPAB CPBA

SAB

SBA

OEAB OEBA CPAB CPBA

SAB

SBA

XH



X

X

X

H

L

H or L H or L

H

X

LX

X



XX

LH



XX