поискавой системы для электроныых деталей |
|
AD7918 датащи(PDF) 8 Page - Analog Devices |
|
AD7918 датащи(HTML) 8 Page - Analog Devices |
8 / 24 page AD7908/AD7918/AD7928 REV. A TIMING SPECIFICATIONS1 (AV DD = 2.7 V to 5.25 V, VDRIVE < AVDD, REFIN = 2.5 V, TA = TMIN to TMAX, unless otherwise noted.) Limit at TMIN, TMAX AD7908/AD7918/AD7928 Parameter AVDD = 3 V AVDD = 5 V Unit Description fSCLK 2 10 10 kHz min 20 20 MHz max tCONVERT 16 tSCLK 16 tSCLK tQUIET 50 50 ns min Minimum Quiet Time Required between CS Rising Edge and Start of Next Conversion t2 10 10 ns min CS to SCLK Setup Time t3 3 35 30 ns max Delay from CS until DOUT Three-State Disabled t4 3 40 40 ns max Data Access Time after SCLK Falling Edge t5 0.4 tSCLK 0.4 tSCLK ns min SCLK Low Pulse Width t6 0.4 tSCLK 0.4 tSCLK ns min SCLK High Pulse Width t7 10 10 ns min SCLK to DOUT Valid Hold Time t8 4 15/45 15/35 ns min/max SCLK Falling Edge to DOUT High Impedance t9 10 10 ns min DIN Setup Time Prior to SCLK Falling Edge t10 55 ns min DIN Hold Time after SCLK Falling Edge t11 20 20 ns min Sixteenth SCLK Falling Edge to CS High t12 11 µs max Power-Up Time from Full Power-Down/Auto Shutdown Mode NOTES 1Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of AV DD) and timed from a voltage level of 1.6 V. See Figure 1. The 3 V operating range spans from 2.7 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V. 2Mark/Space ratio for the SCLK input is 40/60 to 60/40. 3Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.4 V or 0.7 VDRIVE. 4t 8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number i s then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time,t8, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading. Specifications subject to change without notice. TO OUTPUT PIN CL 50pF 200 A IOH 200 A IOL 1.6V Figure 1. Load Circuit for Digital Output Timing Specifications –8– |
Аналогичный номер детали - AD7918 |
|
Аналогичное описание - AD7918 |
|
|
ссылки URL |
Конфиденциальность |
ALLDATASHEETRU.COM |
Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |