поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Si5348A-D-GM датащи(PDF) 4 Page - Silicon Laboratories

номер детали Si5348A-D-GM
подробное описание детали  Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SILABS [Silicon Laboratories]
домашняя страница  http://www.silabs.com
Logo SILABS - Silicon Laboratories

Si5348A-D-GM датащи(HTML) 4 Page - Silicon Laboratories

  Si5348A-D-GM Datasheet HTML 1Page - Silicon Laboratories Si5348A-D-GM Datasheet HTML 2Page - Silicon Laboratories Si5348A-D-GM Datasheet HTML 3Page - Silicon Laboratories Si5348A-D-GM Datasheet HTML 4Page - Silicon Laboratories Si5348A-D-GM Datasheet HTML 5Page - Silicon Laboratories Si5348A-D-GM Datasheet HTML 6Page - Silicon Laboratories Si5348A-D-GM Datasheet HTML 7Page - Silicon Laboratories Si5348A-D-GM Datasheet HTML 8Page - Silicon Laboratories Si5348A-D-GM Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 54 page
background image
3. Functional Description
The Si5348 offers three DSPLLs that have identical performance and flexibility which can be independently configured and controlled
through the serial interface. Each of the DSPLLs support locked, free-run, and holdover modes of operation with an optional DCO mode
for IEEE 1588 applications. The device requires an external crystal and an external reference (TCXO or OCXO) to operate. The refer-
ence input (REF/REFb) determines the frequency accuracy and stability while in free-run and holdover modes. The external crystal
completes the internal oscillator circuit (OSC) which is used by the DSPLL for intrinsic jitter performance. There are three main inputs
(IN0 - IN2) for synchronizing the DSPLLs. Input selection can be manual or automatically controlled using an internal state machine.
Two additional manually selected inputs are available to DSPLL D. Any of the output clocks (OUT0 to OUT6) can be configured to any
of the DSPLLs using a flexible crosspoint connection. Output 6 is the only output that can be configured for a 1 Hz output to support 1
PPS.
3.1 Standards Compliance
Each of the DSPLLs meet the requirements of ITU-T G.8262 (SyncE), G.812, G.813, G.8273.2 (T-BC), in addition to Telcordia
GR-1244 and GR-253 as shown in the compliance report. The DCO feature enables IEEE1588 (PTP) implementations in addition to
hybrid SyncE + IEEE1588 (T-BC).
3.2 Frequency Configuration
The frequency configuration for each of the DSPLLs is programmable through the serial interface and can also be stored in non-volatile
memory. The combination of fractional input dividers (Pn/Pd), fractional frequency multiplication (Mn/Md), and integer output division
(Rn) allows each of the DSPLLs to lock to any input frequency and generate virtually any output frequency. All divider values for a
specific frequency plan are easily determined using the ClockBuilder Pro utility.
3.3 DSPLL Loop Bandwidth
The DSPLL loop bandwidth determines the amount of input clock jitter and wander attenuation. Register configurable DSPLL loop
bandwidth settings of 1 mHz to 4 kHz are available for selection for each of the DSPLLs. Since the loop bandwidth is controlled digitally,
each of the DSPLLs will always remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection.
Table 3.1. Loop Bandwidth Requirements for North America
SONET (Telcordia)
SDH (ITU-T)
SyncE (ITU-T)
Loop Bandwidth
GR-253 Stratum 3E
G.812 Type III
0.001 Hz
GR-253 Stratum 3
G.812 Type IV
G.8262 EEC Option 2
<0.1 Hz
G.813 Option 1
G.8262 EEC Option 1
1 - 10 Hz
3.3.1 Fastlock Feature
Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The fastlock feature allows setting
a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process. Higher fastlock loop bandwidth settings will ena-
ble the DSPLLs to lock faster. Fastlock Loop Bandwidth settings in the range of 100 Hz to 4 kHz are available for selection. Once lock
acquisition has completed, the DSPLL’s loop bandwidth will automatically revert to the DSPLL Loop Bandwidth setting. The fastlock
feature can be enabled or disabled independently for each of the DSPLLs.
3.4 Modes of Operation
Once initialization is complete, each of the DSPLLs operates independently in one of four modes: Free-run Mode, Lock Acquisition
Mode, Locked Mode, or Holdover Mode. A state diagram showing the modes of operation is shown in Figure 3.1 Modes of Operation
on page 4. The following sections describe each of these modes in greater detail.
Si5348 Rev D Data Sheet
Functional Description
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 3


Аналогичный номер детали - Si5348A-D-GM

производительномер деталидатащиподробное описание детали
logo
Silicon Laboratories
Si5348A-D-GM SILABS-Si5348A-D-GM Datasheet
880Kb / 54P
   Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks
logo
Skyworks Solutions Inc.
SI5348A-D-GM SKYWORKS-SI5348A-D-GM Datasheet
1Mb / 57P
   Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-TSC) Clocks
Rev. 1.1
More results

Аналогичное описание - Si5348A-D-GM

производительномер деталидатащиподробное описание детали
logo
Silicon Laboratories
SI5348-D SILABS-SI5348-D Datasheet
880Kb / 54P
   Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks
logo
Skyworks Solutions Inc.
SI5348-E SKYWORKS-SI5348-E Datasheet
1Mb / 52P
   Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks
Rev. 0.95
SI5348-D SKYWORKS-SI5348-D Datasheet
1Mb / 57P
   Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-TSC) Clocks
Rev. 1.1
logo
Microsemi Corporation
ZL30361 MICROSEMI-ZL30361 Datasheet
347Kb / 5P
   IEEE 1588 and Synchronous Ethernet Packet Clock Network Synchronizer
May 2013
logo
Integrated Device Techn...
82P33724 IDT-82P33724 Datasheet
239Kb / 13P
   Port Synchronizer for IEEE 1588 and Synchronous Ethernet
82P33741 IDT-82P33741 Datasheet
813Kb / 61P
   Port Synchronizer for IEEE 1588 and Synchronous Ethernet
logo
Renesas Technology Corp
82P33724 RENESAS-82P33724 Datasheet
984Kb / 56P
   Port Synchronizer for IEEE 1588 and Synchronous Ethernet
September 15, 2017
8A34012 RENESAS-8A34012 Datasheet
2Mb / 104P
   Port Synchronizer for IEEE 1588 Frequency and Time/Phase
November 30, 2021
8A34011 RENESAS-8A34011 Datasheet
2Mb / 106P
   Port Synchronizer for IEEE 1588 Frequency and Time/Phase
December 9, 2021
8A34013 RENESAS-8A34013 Datasheet
2Mb / 101P
   Port Synchronizer for IEEE 1588 Frequency and Time/Phase
February 3, 2022
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com