поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD5338ARMZ-1REEL7 датащи(PDF) 6 Page - Analog Devices

номер детали AD5338ARMZ-1REEL7
подробное описание детали  2.5 V to 5.5 V, 250 UA, 2-Wire Interface Dual-Voltage Output, 8-/10-/12-Bit DACs
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD5338ARMZ-1REEL7 датащи(HTML) 6 Page - Analog Devices

Back Button AD5338ARMZ-1REEL7 Datasheet HTML 2Page - Analog Devices AD5338ARMZ-1REEL7 Datasheet HTML 3Page - Analog Devices AD5338ARMZ-1REEL7 Datasheet HTML 4Page - Analog Devices AD5338ARMZ-1REEL7 Datasheet HTML 5Page - Analog Devices AD5338ARMZ-1REEL7 Datasheet HTML 6Page - Analog Devices AD5338ARMZ-1REEL7 Datasheet HTML 7Page - Analog Devices AD5338ARMZ-1REEL7 Datasheet HTML 8Page - Analog Devices AD5338ARMZ-1REEL7 Datasheet HTML 9Page - Analog Devices AD5338ARMZ-1REEL7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
AD5337/AD5338/AD5339
Rev. A | Page 6 of 24
TIMING CHARACTERISTICS
VDD = 2.5 V to 5.5 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Limit at TMIN, TMAX
(A and B Versions)
Unit
Conditions/Comments
fSCL
400
kHz max
SCL clock frequency
t1
2.5
µs min
SCL cycle time
t2
0.6
µs min
tHIGH, SCL high time
t3
1.3
µs min
tLOW, SCL low time
t4
0.6
µs min
tHD, STA, start/repeated start condition hold time
t5
100
ns min
tSU, DAT, data setup time
t61
0.9
µs max
tHD, DAT, data hold time
0
µs min
tHD, DAT, data hold time
t7
0.6
µs min
tSU, STA, setup time for repeated start
t8
0.6
µs min
tSU, STO, stop condition setup time
t9
1.3
µs min
tBUF, bus free time between a stop and a start condition
t10
300
ns max
tR, rise time of SCL and SDA when receiving
0
ns min
tR, rise time of SCL and SDA when receiving (CMOS-compatible)
t11
250
ns max
tF, fall time of SDA when transmitting
0
ns min
tF, fall time of SDA when receiving (CMOS-compatible)
300
ns max
tF, fall time of SCL and SDA when receiving
20 + 0.1 CB2
ns min
tF, fall time of SCL and SDA when transmitting
CB
400
pF max
Capacitive load for each bus line
1 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to VIH min of the SCL signal) in order to bridge the undefined region of SCL’s
falling edge.
2 CB is the total capacitance of one bus line in pF; tR and tF measured between 0.3 VDD and 0.7 VDD.
STOP
SCL
SDA
START
CONDITION
t9
t3
t4
t6
t2
t5
t7
t8
t1
t4
t11
t10
REPEATED
START
CONDITION
CONDITION
Figure 2. 2-Wire Serial Interface Timing Diagram


Аналогичный номер детали - AD5338ARMZ-1REEL7

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD5338ARMZ-1REEL7 AD-AD5338ARMZ-1REEL7 Datasheet
593Kb / 28P
   2.5 V to 5.5 V, 250 muA, 2-Wire Interface
REV. C
More results

Аналогичное описание - AD5338ARMZ-1REEL7

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD5301 AD-AD5301 Datasheet
178Kb / 15P
   2.5 V to 5.5 V, 120 uA, 2-Wire Interface, Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5305 AD-AD5305 Datasheet
427Kb / 20P
   2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
REV. F
AD5339 AD-AD5339_15 Datasheet
593Kb / 28P
   2.5 V to 5.5 V, 250A, 2-Wire Interface, Dual Voltage Output, 8-/10-/12-Bit DACs
REV. C
AD5337 AD-AD5337_15 Datasheet
593Kb / 28P
   2.5 V to 5.5 V, 250A, 2-Wire Interface, Dual Voltage Output, 8-/10-/12-Bit DACs
REV. C
AD5338 AD-AD5338_15 Datasheet
593Kb / 28P
   2.5 V to 5.5 V, 250A, 2-Wire Interface, Dual Voltage Output, 8-/10-/12-Bit DACs
REV. C
AD5330 AD-AD5330 Datasheet
359Kb / 20P
   2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5334 AD-AD5334 Datasheet
324Kb / 20P
   2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5301 AD-AD5301_15 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5311 AD-AD5311_15 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
AD5321 AD-AD5321_15 Datasheet
429Kb / 24P
   2.5 V to 5.5 V, 120 A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com