поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CY7C1541KV18 датащи(PDF) 10 Page - Cypress Semiconductor

номер детали CY7C1541KV18
подробное описание детали  72-Mbit QDR짰II SRAM 4-Word BurstArchitecture (2.0 Cycle Read Latency)
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CYPRESS [Cypress Semiconductor]
домашняя страница  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1541KV18 датащи(HTML) 10 Page - Cypress Semiconductor

Back Button CY7C1541KV18 Datasheet HTML 6Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 7Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 8Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 9Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 10Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 11Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 12Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 13Page - Cypress Semiconductor CY7C1541KV18 Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 27 page
background image
CY7C1541KV18, CY7C1556KV18
CY7C1543KV18, CY7C1545KV18
Document Number: 001-15700 Rev. *F
Page 10 of 27
Truth Table
The truth table for CY7C1541KV18, CY7C1556KV18, CY7C1543KV18, and CY7C1545KV18 follows. [3, 4, 5, 6, 7, 8]
Operation
K
RPS WPS
DQ
DQ
DQ
DQ
Write Cycle:
Load address on the rising
edge of K; input write data
on two consecutive K and
K rising edges.
L-H
H [9] L [10] D(A) at K(t + 1)
↑ D(A + 1) at K(t + 1)↑ D(A + 2) at K(t + 2)↑ D(A + 3) at K(t + 2)↑
Read Cycle:
(2.0 cycle Latency)
Load address on the rising
edge of K; wait two cycles;
read data on two consec-
utive K and K rising edges.
L-H
L [10]
X
Q(A) at K(t + 2)
↑ Q(A + 1) at K(t + 2)↑ Q(A + 2) at K(t + 3)↑ Q(A + 3) at K(t + 3)↑
NOP: No Operation
L-H
H
H
D = X
Q = High Z
D = X
Q = High Z
D = X
Q = High Z
D = X
Q = High Z
Standby: Clock Stopped
Stopped
X
X
Previous State
Previous State
Previous State
Previous State
Write Cycle Descriptions
The write cycle description table for CY7C1541KV18 and CY7C1543KV18 follows. [3, 11]
BWS0/
NWS0
BWS1/
NWS1
K
K
Comments
L
L
L–H
During the data portion of a write sequence
:
CY7C1541KV18
− both nibbles (D
[7:0]) are written into the device.
CY7C1543KV18
− both bytes (D
[17:0]) are written into the device.
L
L
L-H During the data portion of a write sequence
:
CY7C1541KV18
− both nibbles (D
[7:0]) are written into the device.
CY7C1543KV18
− both bytes (D
[17:0]) are written into the device.
L
H
L–H
During the data portion of a write sequence
:
CY7C1541KV18
− only the lower nibble (D
[3:0]) is written into the device, D[7:4] remains unaltered.
CY7C1543KV18
− only the lower byte (D
[8:0]) is written into the device, D[17:9] remains unaltered.
L
H
L–H During the data portion of a write sequence
:
CY7C1541KV18
− only the lower nibble (D
[3:0]) is written into the device, D[7:4] remains unaltered.
CY7C1543KV18
− only the lower byte (D
[8:0]) is written into the device, D[17:9] remains unaltered.
H
L
L–H
During the data portion of a write sequence
:
CY7C1541KV18
− only the upper nibble (D
[7:4]) is written into the device, D[3:0] remains unaltered.
CY7C1543KV18
− only the upper byte (D
[17:9]) is written into the device, D[8:0] remains unaltered.
H
L
L–H During the data portion of a write sequence
:
CY7C1541KV18
− only the upper nibble (D
[7:4]) is written into the device, D[3:0] remains unaltered.
CY7C1543KV18
− only the upper byte (D
[17:9]) is written into the device, D[8:0] remains unaltered.
H
H
L–H
No data is written into the devices during this portion of a write operation.
H
H
L–H No data is written into the devices during this portion of a write operation.
Notes
3. X = “Don't Care,” H = Logic HIGH, L = Logic LOW,
represents rising edge.
4. Device powers up deselected with the outputs in a tri-state condition.
5. “A” represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A + 3 represents the address sequence in the burst.
6. “t” represents the cycle at which a read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the “t” clock cycle.
7. Data inputs are registered at K and K rising edges. Data outputs are delivered on K and K rising edges as well.
8. It is recommended that K = K = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
9. If this signal was LOW to initiate the previous cycle, this signal becomes a “Don’t Care” for this operation.
10. This signal was HIGH on previous K clock rise. Initiating consecutive read or write operations on consecutive K clock rises is not permitted. The device ignores the
second read or write request.
11. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS0, NWS1, BWS0, BWS1, BWS2, and BWS3 can be altered on
different portions of a write cycle, as long as the setup and hold requirements are achieved.
[+] Feedback


Аналогичный номер детали - CY7C1541KV18

производительномер деталидатащиподробное описание детали
logo
Cypress Semiconductor
CY7C1541V18 CYPRESS-CY7C1541V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18 CYPRESS-CY7C1541V18 Datasheet
665Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18-300BZC CYPRESS-CY7C1541V18-300BZC Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18-300BZC CYPRESS-CY7C1541V18-300BZC Datasheet
665Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18-300BZI CYPRESS-CY7C1541V18-300BZI Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
More results

Аналогичное описание - CY7C1541KV18

производительномер деталидатащиподробное описание детали
logo
Cypress Semiconductor
CY7C2540KV18 CYPRESS-CY7C2540KV18 Datasheet
835Kb / 26P
   72-Mbit QDR짰II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
CY7C1541V18 CYPRESS-CY7C1541V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18 CYPRESS-CY7C1541V18_08 Datasheet
665Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1546KV18 CYPRESS-CY7C1546KV18 Datasheet
959Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1548KV18 CYPRESS-CY7C1548KV18_12 Datasheet
844Kb / 29P
   72-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1546V18 CYPRESS-CY7C1546V18 Datasheet
1Mb / 27P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1543KV18 CYPRESS-CY7C1543KV18 Datasheet
869Kb / 29P
   72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1561V18 CYPRESS-CY7C1561V18_08 Datasheet
676Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1561V18 CYPRESS-CY7C1561V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1561KV18 CYPRESS-CY7C1561KV18_11 Datasheet
856Kb / 29P
   72-Mbit QDR II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com