поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

KM736V687A датащи(PDF) 4 Page - Samsung semiconductor

номер детали KM736V687A
подробное описание детали  64Kx36 Synchronous SRAM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SAMSUNG [Samsung semiconductor]
домашняя страница  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

KM736V687A датащи(HTML) 4 Page - Samsung semiconductor

  KM736V687A Datasheet HTML 1Page - Samsung semiconductor KM736V687A Datasheet HTML 2Page - Samsung semiconductor KM736V687A Datasheet HTML 3Page - Samsung semiconductor KM736V687A Datasheet HTML 4Page - Samsung semiconductor KM736V687A Datasheet HTML 5Page - Samsung semiconductor KM736V687A Datasheet HTML 6Page - Samsung semiconductor KM736V687A Datasheet HTML 7Page - Samsung semiconductor KM736V687A Datasheet HTML 8Page - Samsung semiconductor KM736V687A Datasheet HTML 9Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
KM736V687A
64Kx36 Synchronous SRAM
- 4 -
Rev 3.0
December 1998
FUNCTION DESCRIPTION
The KM736V687A is a synchronous SRAM designed to support the burst address accessing sequence of the Pentium and Power
PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and dura-
tion of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.
When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ
returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.
Read cycles are initiated with ADSP(or ADSC) using the new external address clocked into the on-chip address register when both
GW and BW are high or when BW is low and WEa, WEb, WEc, and WEd are high. When ADSP is sampled low, the chip selects are
sampled active, and the output buffer is enabled with OE. the data of cell array accessed by the current address are projected to the
output pins.
Write cycles are also initiated with ADSP(or ADSC) and are differentiated into two kinds of operations; All byte write operation and
individual byte write operation.
All byte write occurs by enabling GW(independent of BW and WEx.), and individual byte write is performed only when GW is high
and BW is low. In KM736V687A, a 64Kx36 organization, WEa controls DQa0 ~ DQa7 and DQPa, WEb controls DQb0 ~ DQb7 and
DQPb, WEc controls DQc0 ~ DQc7 and DQPc and WEd controls DQd0 ~ DQd7 and DQPd.
CS1 is used to enable the device and conditions internal use of ADSP and is sampled only when a new external address is loaded.
ADV is ignored at the clock edge when ADSP is asserted, but can be sampled on the subsequent clock edges. The address
increases internally for the next access of the burst when ADV is sampled low.
Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external
address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state
of the LBO pin. When this pin is Low, linear burst sequence is selected. And this pin is High, Interleaved burst sequence is selected.
BURST SEQUENCE TABLE
(Interleaved Burst)
LBO PIN
HIGH
Case 1
Case 2
Case 3
Case 4
A1
A0
A1
A0
A1
A0
A1
A0
First Address
Fourth Address
0
0
1
1
0
1
0
1
0
0
1
1
1
0
1
0
1
1
0
0
0
1
0
1
1
1
0
0
1
0
1
0
BURST SEQUENCE TABLE
(Linear Burst)
Note : 1. LBO pin must be tied to high or low, and floating state must not be allowed.
LBO PIN
LOW
Case 1
Case 2
Case 3
Case 4
A1
A0
A1
A0
A1
A0
A1
A0
First Address
Fourth Address
0
0
1
1
0
1
0
1
0
1
1
0
1
0
1
0
1
1
0
0
0
1
0
1
1
0
0
1
1
0
1
0
ASYNCHRONOUS TRUTH TABLE
(See Notes 1 and 2):
OPERATION
ZZ
OE
I/O STATUS
Sleep Mode
H
X
High-Z
Read
L
L
DQ
L
H
High-Z
Write
L
X
Din, High-Z
Deselected
L
X
High-Z
Notes
1. X means "Don't Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffersmust
be
disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current
does not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.


Аналогичный номер детали - KM736V687A

производительномер деталидатащиподробное описание детали
logo
Samsung semiconductor
KM736V687 SAMSUNG-KM736V687 Datasheet
461Kb / 15P
   64Kx36-Bit Synchronous Burst SRAM, 3.3V Power Datasheets for 100TQFP
More results

Аналогичное описание - KM736V687A

производительномер деталидатащиподробное описание детали
logo
Samsung semiconductor
KM736V689A SAMSUNG-KM736V689A Datasheet
449Kb / 15P
   64Kx36 Synchronous SRAM
KM736V689 SAMSUNG-KM736V689 Datasheet
437Kb / 15P
   64Kx36 Synchronous SRAM
K7A203200B SAMSUNG-K7A203200B Datasheet
357Kb / 16P
   64Kx36/x32 Synchronous SRAM
K7A203600A SAMSUNG-K7A203600A Datasheet
413Kb / 15P
   64Kx36-Bit Synchronous Pipelined Burst SRAM
DS_K6X8016C3B SAMSUNG-DS_K6X8016C3B Datasheet
130Kb / 9P
   64Kx36 & 64Kx32-Bit Synchronous Pipelined Burst SRAM
KM736V687 SAMSUNG-KM736V687 Datasheet
461Kb / 15P
   64Kx36-Bit Synchronous Burst SRAM, 3.3V Power Datasheets for 100TQFP
logo
Integrated Device Techn...
IDT71V547S IDT-IDT71V547S Datasheet
711Kb / 20P
   Synchronous SRAM
logo
Integrated Silicon Solu...
IS61LF6432A ISSI-IS61LF6432A Datasheet
91Kb / 16P
   64K x 32, 64Kx36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
logo
Samsung semiconductor
KM732V595L SAMSUNG-KM732V595L Datasheet
484Kb / 15P
   32Kx32 Synchronous SRAM
KM732V688 SAMSUNG-KM732V688 Datasheet
509Kb / 15P
   64Kx32 Synchronous SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com