поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD7739 датащи(PDF) 6 Page - Analog Devices

номер детали AD7739
подробное описание детали  8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD7739 датащи(HTML) 6 Page - Analog Devices

Back Button AD7739 Datasheet HTML 2Page - Analog Devices AD7739 Datasheet HTML 3Page - Analog Devices AD7739 Datasheet HTML 4Page - Analog Devices AD7739 Datasheet HTML 5Page - Analog Devices AD7739 Datasheet HTML 6Page - Analog Devices AD7739 Datasheet HTML 7Page - Analog Devices AD7739 Datasheet HTML 8Page - Analog Devices AD7739 Datasheet HTML 9Page - Analog Devices AD7739 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
AD7739
Rev. 0 | Page 6 of 32
TIMING SPECIFICATIONS
Table 2. (AVDD = 5 V ± 5%; DVDD = 2.7 V to 3.6 V, or 5 V ± 5%; Input Logic 0 = 0 V; Logic 1 = DVDD;
unless otherwise noted.)1
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Master Clock Range
1
6.144
MHz
1
4
MHz
Reduced Power Mode
t1
50
ns
SYNC Pulsewidth
t2
500
ns
RESET Pulsewidth
Read Operation
t4
0
ns
CS Falling Edge to SCLK Falling Edge Setup Time
t52
SCLK Falling Edge to Data Valid Delay
0
60
ns
DVDD of 4.75 V to 5.25 V
0
80
ns
DVDD of 2.7 V to 3.3 V
t5A2, 3
CS Falling Edge to Data Valid Delay
0
60
ns
DVDD of 4.75 V to 5.25 V
0
80
ns
DVDD of 2.7 V to 3.3 V
t6
50
ns
SCLK High Pulsewidth
t7
50
ns
SCLK Low Pulsewidth
t8
0
ns
CS Rising Edge after SCLK Rising Edge Hold Time
t94
10
80
ns
Bus Relinquish Time after SCLK Rising Edge
Write Operation
t11
0
ns
CS Falling Edge to SCLK Falling Edge Setup
t12
30
ns
Data Valid to SCLK Rising Edge Setup Time
t13
25
ns
Data Valid after SCLK Rising Edge Hold Time
t14
50
ns
SCLK High Pulsewidth
t15
50
ns
SCLK Low Pulsewidth
t16
0
ns
CS Rising Edge after SCLK Rising Edge Hold Time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DVDD) and timed from a voltage level of
1.6 V. See Figure 2 and Figure 3.
2 These numbers are measured with the load circuit of Figure 4 and defined as the time required for the output to cross the VOL or VOH limits.
3 This specification is relevant only if CS goes low while SCLK is low.
4 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 4. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Specifications are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.


Аналогичный номер детали - AD7739

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD7739 AD-AD7739 Datasheet
540Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. A
AD7739 AD-AD7739 Datasheet
604Kb / 33P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
AD7739BRU AD-AD7739BRU Datasheet
540Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. A
AD7739BRU AD-AD7739BRU Datasheet
604Kb / 33P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
AD7739BRU-REEL AD-AD7739BRU-REEL Datasheet
540Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. A
More results

Аналогичное описание - AD7739

производительномер деталидатащиподробное описание детали
logo
Analog Devices
AD7739 AD-AD7739_15 Datasheet
540Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. A
AD7739 AD-AD7739_17 Datasheet
604Kb / 33P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
AD7739BRUZ AD-AD7739BRUZ Datasheet
540Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. A
AD7731 AD-AD7731_15 Datasheet
1,008Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. A
AD7731BRUZ AD-AD7731BRUZ Datasheet
1,008Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. A
AD7731 AD-AD7731 Datasheet
411Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. 0
AD7738BRUZ-REEL7 AD-AD7738BRUZ-REEL7 Datasheet
342Kb / 28P
   8-Channel, High Throughput 24-Bit ADC
REV. 0
AD7738 AD-AD7738_17 Datasheet
417Kb / 29P
   8-Channel, High Throughput, 24-Bit ADC
AD7734 AD-AD7734_17 Datasheet
700Kb / 33P
   4-Channel 10 V Input Range, High Throughput, 24-Bit Sigma-Delta ADC
AD7738 AD-AD7738_15 Datasheet
412Kb / 28P
   8-Channel, High Throughput, 24-Bit ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com