поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CDCVF2509A датащи(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
номер детали CDCVF2509A
подробное описание детали  3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

CDCVF2509A датащи(HTML) 6 Page - Texas Instruments

Back Button CDCVF2509A Datasheet HTML 2Page - Texas Instruments CDCVF2509A Datasheet HTML 3Page - Texas Instruments CDCVF2509A Datasheet HTML 4Page - Texas Instruments CDCVF2509A Datasheet HTML 5Page - Texas Instruments CDCVF2509A Datasheet HTML 6Page - Texas Instruments CDCVF2509A Datasheet HTML 7Page - Texas Instruments CDCVF2509A Datasheet HTML 8Page - Texas Instruments CDCVF2509A Datasheet HTML 9Page - Texas Instruments CDCVF2509A Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
www.ti.com
SWITCHING CHARACTERISTICS
From Output
Under Test
LOAD CIRCUIT FOR OUTPUTS
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
tpd
50% VCC
3 V
0 V
VOH
VOL
Input
0.4 V
2 V
tr
tf
0.4 V
2 V
Output
500 W
50% VCC
25 pF
NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR
≤ 133 MHz, ZO = 50 Ω, tr ≤ 1.2 ns, tf ≤ 1.2 ns.
C. The outputs are measured one at a time with one transition per measurement.
CDCVF2509A
SCAS765A – APRIL 2004 – REVISED JULY 2004
over recommended ranges of supply voltage and operating free-air temperature, C
L = 25 pF (see Figure 1 and Figure 2)
(1) (2)
VCC, AVCC = 3.3 V
FROM
TO
± 0.3 V
PARAMETER
UNIT
(INPUT)
(OUTPUT)
MIN
TYP
MAX
Phase error time- static (normalized) (see
CLK
↑ = 66 MHz to166 MHz
FBIN
–125
125
ps
Figure 3 through Figure 6)
tsk(o)
Output skew time(3)
Any Y
Any Y
100
ps
Phase error time-jitter (4)
Any Y or FBOUT
–50
50
CLK = 66 MHz to 100 MHz
Any Y or FBOUT
|70|
ps
Jitter(cycle-cycle) (see Figure 7)
CLK = 100 MHz to 166 MHz
Any Y or FBOUT
|65|
Duty cycle
f(CLK) > 60 MHz
Any Y or FBOUT
45%
55%
tr
Rise time
VO = 0.4 V to 2 V
Any Y or FBOUT
0.3
1.1
ns/V
tf
Fall time
VO = 2 V to 0.4 V
Any Y or FBOUT
0.3
1.1
ns/V
Low-to-high propagation delay time, bypass
tPLH
CLK
Any Y or FBOUT
1.8
3.9
ns
mode
High-to-low propagation delay time, bypass
tPHL
CLK
Any Y or FBOUT
1.8
3.9
ns
mode
(1)
The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
(2)
These parameters are not production tested.
(3)
The tsk(o) specification is only valid for equal loading of all outputs.
(4)
Calculated per PC DRAM SPEC (tphase error, static-jitter(cycle-to-cycle)).
PARAMETER MEASUREMENT INFORMATION
Figure 1. Load Circuit and Voltage Waveforms
6


Аналогичный номер детали - CDCVF2509A

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
CDCVF2509A TI1-CDCVF2509A Datasheet
537Kb / 18P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDCVF2509APW TI1-CDCVF2509APW Datasheet
537Kb / 18P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDCVF2509APWG4 TI1-CDCVF2509APWG4 Datasheet
537Kb / 18P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDCVF2509APWR TI1-CDCVF2509APWR Datasheet
537Kb / 18P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDCVF2509APWRG4 TI1-CDCVF2509APWRG4 Datasheet
537Kb / 18P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
More results

Аналогичное описание - CDCVF2509A

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
CDCVF2510APWR TI-CDCVF2510APWR Datasheet
551Kb / 17P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDCVF2510A TI1-CDCVF2510A_15 Datasheet
557Kb / 18P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDCVF2510A TI-CDCVF2510A Datasheet
166Kb / 13P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDCVF2509A TI1-CDCVF2509A_15 Datasheet
537Kb / 18P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE
CDC2510 TI-CDC2510 Datasheet
131Kb / 9P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Hitachi Semiconductor
HD74CDC2510B HITACHI-HD74CDC2510B Datasheet
45Kb / 11P
   3.3-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDCF2509 TI1-CDCF2509_17 Datasheet
641Kb / 15P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2505 TI-CDCVF2505 Datasheet
207Kb / 10P
[Old version datasheet]   3.3-V CLOCK PHASE-LOCK LOOP CLOCK DRIVER
CDC2509 TI-CDC2509 Datasheet
132Kb / 9P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDC2509C TI-CDC2509C Datasheet
180Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


датащи скачать

Go To PDF Page


ссылки URL




Конфиденциальность
ALLDATASHEETRU.COM
Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com