6 / 9 page
STK16C68
July 1999
4-78
SOFTWARE STORE/RECALL MODE SELECTION
Note m: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.
SOFTWARE STORE/RECALL CYCLEn, o
(VCC = 5.0V ± 10%)
b
Note n:
The software sequence is clocked with E controlled READs.
Note o:
The six consecutive addresses must be in the order listed in the Software STORE/RECALL Mode Selection Table: (0000, 1555, 0AAA, 1FFF,
10F0, 0F0F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive
cycles.
SOFTWARE STORE/RECALL CYCLE: E Controlledo
E
W
G
A12 - A0 (hex)
MODE
I/O with G Low
I/O with G High
NOTES
LH
X
0000
1555
0AAA
1FFF
10F0
0F0F
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Nonvolatile
STORE
Output Data
Output Data
Output Data
Output Data
Output Data
Output High Z
Output High Z
Output High Z
Output High Z
Output High Z
Output High Z
Output High Z
m
LH
X
0000
1555
0AAA
1FFF
10F0
0F0E
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Nonvolatile
RECALL
Output Data
Output Data
Output Data
Output Data
Output Data
Output High Z
Output High Z
Output High Z
Output High Z
Output High Z
Output High Z
Output High Z
m
NO.
SYMBOLS
PARAMETER
STK16C68-20
STK16C68-25
STK16C68-35
STK16C68-45
UNITS
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
26
tAVAV
STORE/RECALL Initiation Cycle Time
20
25
35
45
ns
27
tAVEL
n
Address Set-up Time
0
0
0
0
ns
28
tELEH
n
Clock Pulse Width
15202530
ns
29
tELAX
h, n
Address Hold Time
15
20
20
20
ns
30
tRECALL
RECALL Cycle Duration
20
20
20
20
µs
31
tSTORE
STORE Cycle Duration
10
10
10
10
ms
HIGH IMPEDANCE
ADDRESS #6
ADDRESS #1
DATA VALID
26
tAVAV
DATA VALID
Q (DATA OUT)
E
ADDRESS
31
30
tSTORE / tRECALL
26
tAVAV
27
tAVEL
28
tELEH
29
tELAX